d05ca26cb8
ArmPlatformGetPrimaryCoreMpId returns the MPID of the primary core. The primary core might not be known at build time (eg: the platform allows the boot CPU to be changed through board config). This function is used during the secondary core stack initialization to know the position of the secondary core in the SoC. A secondary core that is at the position N, with N greater than the primary core position, will be at the position N-1 in the list of secondary stacks (the primary core has its own separate bigger stack). Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> Acked-by: Ryan Harkin <ryan.harkin@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org> git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@14345 6f19259b-4bc3-4df7-8a09-765794883524
100 lines
2.8 KiB
ArmAsm
100 lines
2.8 KiB
ArmAsm
#
|
|
# Copyright (c) 2011-2013, ARM Limited. All rights reserved.
|
|
#
|
|
# This program and the accompanying materials
|
|
# are licensed and made available under the terms and conditions of the BSD License
|
|
# which accompanies this distribution. The full text of the license may be found at
|
|
# http://opensource.org/licenses/bsd-license.php
|
|
#
|
|
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
#
|
|
#
|
|
|
|
#include <AsmMacroIoLib.h>
|
|
#include <Base.h>
|
|
#include <Library/PcdLib.h>
|
|
#include <AutoGen.h>
|
|
|
|
#include <Chipset/ArmCortexA9.h>
|
|
|
|
.text
|
|
.align 2
|
|
|
|
GCC_ASM_EXPORT(ArmGetCpuCountPerCluster)
|
|
GCC_ASM_EXPORT(ArmPlatformIsPrimaryCore)
|
|
GCC_ASM_EXPORT(ArmPlatformGetPrimaryCoreMpId)
|
|
|
|
GCC_ASM_IMPORT(_gPcd_FixedAtBuild_PcdArmPrimaryCore)
|
|
GCC_ASM_IMPORT(_gPcd_FixedAtBuild_PcdArmPrimaryCoreMask)
|
|
|
|
# IN None
|
|
# OUT r0 = SCU Base Address
|
|
ASM_PFX(ArmGetScuBaseAddress):
|
|
# Read Configuration Base Address Register. ArmCBar cannot be called to get
|
|
# the Configuration BAR as a stack is not necessary setup. The SCU is at the
|
|
# offset 0x0000 from the Private Memory Region.
|
|
mrc p15, 4, r0, c15, c0, 0
|
|
bx lr
|
|
|
|
//UINTN
|
|
//ArmPlatformGetPrimaryCoreMpId (
|
|
// VOID
|
|
// );
|
|
ASM_PFX(ArmPlatformGetPrimaryCoreMpId):
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCoreMask, r0)
|
|
ldr r0, [r0]
|
|
bx lr
|
|
|
|
# IN None
|
|
# OUT r0 = number of cores present in the system
|
|
ASM_PFX(ArmGetCpuCountPerCluster):
|
|
stmfd SP!, {r1-r2}
|
|
|
|
# Read CP15 MIDR
|
|
mrc p15, 0, r1, c0, c0, 0
|
|
|
|
# Check if the CPU is A15
|
|
mov r1, r1, LSR #4
|
|
LoadConstantToReg (ARM_CPU_TYPE_MASK, r0)
|
|
and r1, r1, r0
|
|
|
|
LoadConstantToReg (ARM_CPU_TYPE_A15, r0)
|
|
cmp r1, r0
|
|
beq _Read_cp15_reg
|
|
|
|
_CPU_is_not_A15:
|
|
mov r2, lr @ Save link register
|
|
bl ArmGetScuBaseAddress @ Read SCU Base Address
|
|
mov lr, r2 @ Restore link register val
|
|
ldr r0, [r0, #A9_SCU_CONFIG_OFFSET] @ Read SCU Config reg to get CPU count
|
|
b _Return
|
|
|
|
_Read_cp15_reg:
|
|
mrc p15, 1, r0, c9, c0, 2 @ Read C9 register of CP15 to get CPU count
|
|
lsr r0, #24
|
|
|
|
_Return:
|
|
and r0, r0, #3
|
|
# Add '1' to the number of CPU on the Cluster
|
|
add r0, r0, #1
|
|
ldmfd SP!, {r1-r2}
|
|
bx lr
|
|
|
|
//UINTN
|
|
//ArmPlatformIsPrimaryCore (
|
|
// IN UINTN MpId
|
|
// );
|
|
ASM_PFX(ArmPlatformIsPrimaryCore):
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCoreMask, r1)
|
|
ldr r1, [r1]
|
|
and r0, r0, r1
|
|
LoadConstantToReg (_gPcd_FixedAtBuild_PcdArmPrimaryCore, r1)
|
|
ldr r1, [r1]
|
|
cmp r0, r1
|
|
moveq r0, #1
|
|
movne r0, #0
|
|
bx lr
|
|
|
|
ASM_FUNCTION_REMOVE_IF_UNREFERENCED
|