032830e968
Add a new base library named CpuMmuLib and add a LoongArch64 instance with in the library. BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=4734 Cc: Ray Ni <ray.ni@intel.com> Cc: Rahul Kumar <rahul1.kumar@intel.com> Cc: Gerd Hoffmann <kraxel@redhat.com> Signed-off-by: Chao Li <lichao@loongson.cn> Co-authored-by: Baoqi Zhang <zhangbaoqi@loongson.cn> Co-authored-by: Dongyan Qian <qiandongyan@loongson.cn> Co-authored-by: Xianglai Li <lixianglai@loongson.cn> Co-authored-by: Bibo Mao <maobibo@loongson.cn> Acked-by: Gerd Hoffmann <kraxel@redhat.com> Acked-by: Ray Ni <ray.ni@intel.com>
25 lines
457 B
C
25 lines
457 B
C
/** @file
|
|
|
|
Copyright (c) 2024 Loongson Technology Corporation Limited. All rights reserved.<BR>
|
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef INVALID_TLB_H_
|
|
#define INVALID_TLB_H_
|
|
|
|
/**
|
|
Invalid corresponding TLB entries are based on the address given
|
|
|
|
@param Address The address corresponding to the invalid page table entry
|
|
|
|
@retval none
|
|
**/
|
|
VOID
|
|
InvalidTlb (
|
|
UINTN Address
|
|
);
|
|
|
|
#endif // INVALID_TLB_H_
|