https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
		
			
				
	
	
		
			46 lines
		
	
	
		
			974 B
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			46 lines
		
	
	
		
			974 B
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
| //
 | |
| //  Copyright (c) 2012-2013, ARM Limited. All rights reserved.
 | |
| //
 | |
| //  SPDX-License-Identifier: BSD-2-Clause-Patent
 | |
| //
 | |
| //
 | |
| 
 | |
| #include <AsmMacroIoLibV8.h>
 | |
| #include <Library/ArmLib.h>
 | |
| 
 | |
| ASM_FUNC(ArmPlatformPeiBootAction)
 | |
|   ret
 | |
| 
 | |
| //UINTN
 | |
| //ArmPlatformGetCorePosition (
 | |
| //  IN UINTN MpId
 | |
| //  );
 | |
| // With this function: CorePos = (ClusterId * 4) + CoreId
 | |
| ASM_FUNC(ArmPlatformGetCorePosition)
 | |
|   and   x1, x0, #ARM_CORE_MASK
 | |
|   and   x0, x0, #ARM_CLUSTER_MASK
 | |
|   add   x0, x1, x0, LSR #6
 | |
|   ret
 | |
| 
 | |
| //UINTN
 | |
| //ArmPlatformGetPrimaryCoreMpId (
 | |
| //  VOID
 | |
| //  );
 | |
| ASM_FUNC(ArmPlatformGetPrimaryCoreMpId)
 | |
|   MOV32  (w0, FixedPcdGet32 (PcdArmPrimaryCore))
 | |
|   ret
 | |
| 
 | |
| //UINTN
 | |
| //ArmPlatformIsPrimaryCore (
 | |
| //  IN UINTN MpId
 | |
| //  );
 | |
| ASM_FUNC(ArmPlatformIsPrimaryCore)
 | |
|   MOV32  (w1, FixedPcdGet32 (PcdArmPrimaryCoreMask))
 | |
|   and   x0, x0, x1
 | |
|   MOV32  (w1, FixedPcdGet32 (PcdArmPrimaryCore))
 | |
|   cmp   w0, w1
 | |
|   mov   x0, #1
 | |
|   mov   x1, #0
 | |
|   csel  x0, x0, x1, eq
 | |
|   ret
 |