e51a677dea
For historical reasons, the files under ArmLib are split up into 'common' files under Common/, containing common C files as well as AArch64 and Arm specific asm files, and ArmV7 and AArch64 files under ArmV7/ and AArch64/, respectively. This presumably dates back to the time when ArmLib supported different revisions of the 32-bit architecture (i.e., pre-V7) Since the PI spec requires V7 or later, we can simplify this to Arm/ and AArch64, which aligns ArmLib with the majority of other modules that carry ARM or AArch64 specific code. So move the files around so that shared files live at the same level as ArmBaseLib.inf, and ARM/AArch64 specific files live in Arm/ or AArch64/, respectively. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
168 lines
4.1 KiB
C
168 lines
4.1 KiB
C
/** @file
|
|
*
|
|
* Copyright (c) 2011 - 2014, ARM Limited. All rights reserved.
|
|
*
|
|
* This program and the accompanying materials
|
|
* are licensed and made available under the terms and conditions of the BSD License
|
|
* which accompanies this distribution. The full text of the license may be found at
|
|
* http://opensource.org/licenses/bsd-license.php
|
|
*
|
|
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
*
|
|
**/
|
|
|
|
#include <Uefi.h>
|
|
#include <Chipset/ArmV7.h>
|
|
#include <Library/BaseMemoryLib.h>
|
|
#include <Library/ArmLib.h>
|
|
#include <Library/BaseLib.h>
|
|
#include <Library/DebugLib.h>
|
|
#include "ArmV7Lib.h"
|
|
#include "ArmLibPrivate.h"
|
|
#include <Library/ArmArchTimer.h>
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmArchTimerReadReg (
|
|
IN ARM_ARCH_TIMER_REGS Reg,
|
|
OUT VOID *DstBuf
|
|
)
|
|
{
|
|
// Check if the Generic/Architecture timer is implemented
|
|
if (ArmIsArchTimerImplemented ()) {
|
|
switch (Reg) {
|
|
case CntFrq:
|
|
*((UINTN *)DstBuf) = ArmReadCntFrq ();
|
|
return;
|
|
|
|
case CntPct:
|
|
*((UINT64 *)DstBuf) = ArmReadCntPct ();
|
|
return;
|
|
|
|
case CntkCtl:
|
|
*((UINTN *)DstBuf) = ArmReadCntkCtl();
|
|
return;
|
|
|
|
case CntpTval:
|
|
*((UINTN *)DstBuf) = ArmReadCntpTval ();
|
|
return;
|
|
|
|
case CntpCtl:
|
|
*((UINTN *)DstBuf) = ArmReadCntpCtl ();
|
|
return;
|
|
|
|
case CntvTval:
|
|
*((UINTN *)DstBuf) = ArmReadCntvTval ();
|
|
return;
|
|
|
|
case CntvCtl:
|
|
*((UINTN *)DstBuf) = ArmReadCntvCtl ();
|
|
return;
|
|
|
|
case CntvCt:
|
|
*((UINT64 *)DstBuf) = ArmReadCntvCt ();
|
|
return;
|
|
|
|
case CntpCval:
|
|
*((UINT64 *)DstBuf) = ArmReadCntpCval ();
|
|
return;
|
|
|
|
case CntvCval:
|
|
*((UINT64 *)DstBuf) = ArmReadCntvCval ();
|
|
return;
|
|
|
|
case CntvOff:
|
|
*((UINT64 *)DstBuf) = ArmReadCntvOff ();
|
|
return;
|
|
|
|
case CnthCtl:
|
|
case CnthpTval:
|
|
case CnthpCtl:
|
|
case CnthpCval:
|
|
DEBUG ((EFI_D_ERROR, "The register is related to Hypervisor Mode. Can't perform requested operation\n "));
|
|
break;
|
|
|
|
default:
|
|
DEBUG ((EFI_D_ERROR, "Unknown ARM Generic Timer register %x. \n ", Reg));
|
|
}
|
|
} else {
|
|
DEBUG ((EFI_D_ERROR, "Attempt to read ARM Generic Timer registers. But ARM Generic Timer extension is not implemented \n "));
|
|
ASSERT (0);
|
|
}
|
|
|
|
*((UINT64 *)DstBuf) = 0;
|
|
}
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmArchTimerWriteReg (
|
|
IN ARM_ARCH_TIMER_REGS Reg,
|
|
IN VOID *SrcBuf
|
|
)
|
|
{
|
|
// Check if the Generic/Architecture timer is implemented
|
|
if (ArmIsArchTimerImplemented ()) {
|
|
|
|
switch (Reg) {
|
|
|
|
case CntFrq:
|
|
ArmWriteCntFrq (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntPct:
|
|
DEBUG ((EFI_D_ERROR, "Can't write to Read Only Register: CNTPCT \n"));
|
|
break;
|
|
|
|
case CntkCtl:
|
|
ArmWriteCntkCtl (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntpTval:
|
|
ArmWriteCntpTval (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntpCtl:
|
|
ArmWriteCntpCtl (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntvTval:
|
|
ArmWriteCntvTval (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntvCtl:
|
|
ArmWriteCntvCtl (*((UINTN *)SrcBuf));
|
|
break;
|
|
|
|
case CntvCt:
|
|
DEBUG ((EFI_D_ERROR, "Can't write to Read Only Register: CNTVCT \n"));
|
|
break;
|
|
|
|
case CntpCval:
|
|
ArmWriteCntpCval (*((UINT64 *)SrcBuf) );
|
|
break;
|
|
|
|
case CntvCval:
|
|
ArmWriteCntvCval (*((UINT64 *)SrcBuf) );
|
|
break;
|
|
|
|
case CntvOff:
|
|
ArmWriteCntvOff (*((UINT64 *)SrcBuf));
|
|
break;
|
|
|
|
case CnthCtl:
|
|
case CnthpTval:
|
|
case CnthpCtl:
|
|
case CnthpCval:
|
|
DEBUG ((EFI_D_ERROR, "The register is related to Hypervisor Mode. Can't perform requested operation\n "));
|
|
break;
|
|
|
|
default:
|
|
DEBUG ((EFI_D_ERROR, "Unknown ARM Generic Timer register %x. \n ", Reg));
|
|
}
|
|
} else {
|
|
DEBUG ((EFI_D_ERROR, "Attempt to write to ARM Generic Timer registers. But ARM Generic Timer extension is not implemented \n "));
|
|
ASSERT (0);
|
|
}
|
|
}
|