2009f6b4c5
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Jian J Wang <jian.j.wang@intel.com>
49 lines
983 B
C
49 lines
983 B
C
/** @file
|
|
64-bit Math Worker Function.
|
|
The 32-bit versions of C compiler generate calls to library routines
|
|
to handle 64-bit math. These functions use non-standard calling conventions.
|
|
|
|
Copyright (c) 2014, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
|
|
/*
|
|
* Shifts a 64-bit signed value left by a particular number of bits.
|
|
*/
|
|
__declspec(naked) void __cdecl _allshl (void)
|
|
{
|
|
_asm {
|
|
;
|
|
; Handle shifting of 64 or more bits (return 0)
|
|
;
|
|
cmp cl, 64
|
|
jae short ReturnZero
|
|
|
|
;
|
|
; Handle shifting of between 0 and 31 bits
|
|
;
|
|
cmp cl, 32
|
|
jae short More32
|
|
shld edx, eax, cl
|
|
shl eax, cl
|
|
ret
|
|
|
|
;
|
|
; Handle shifting of between 32 and 63 bits
|
|
;
|
|
More32:
|
|
mov edx, eax
|
|
xor eax, eax
|
|
and cl, 31
|
|
shl edx, cl
|
|
ret
|
|
|
|
ReturnZero:
|
|
xor eax,eax
|
|
xor edx,edx
|
|
ret
|
|
}
|
|
}
|