08a08129ae
The EIOR register of the Gic CPU interface is a 32 bit register. However, the HARDWARE_INTERRUPT_SOURCE used to represent the interrupt source (Interrupt ID) is typedefed as UINTN, see EmbeddedPkg\Include\Protocol\HardwareInterrupt.h Therfore, typecast the interrupt ID (Source) value to UINT32 before setting the EOIR register. Also, add an assert to check that the value does not exceed 32 bits. Signed-off-by: Sami Mujawar <sami.mujawar@arm.com>
33 lines
670 B
C
33 lines
670 B
C
/** @file
|
|
*
|
|
* Copyright (c) 2013-2023, ARM Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
*
|
|
**/
|
|
|
|
#include <Library/ArmGicLib.h>
|
|
#include <Library/DebugLib.h>
|
|
#include <Library/IoLib.h>
|
|
|
|
UINTN
|
|
EFIAPI
|
|
ArmGicV2AcknowledgeInterrupt (
|
|
IN UINTN GicInterruptInterfaceBase
|
|
)
|
|
{
|
|
// Read the Interrupt Acknowledge Register
|
|
return MmioRead32 (GicInterruptInterfaceBase + ARM_GIC_ICCIAR);
|
|
}
|
|
|
|
VOID
|
|
EFIAPI
|
|
ArmGicV2EndOfInterrupt (
|
|
IN UINTN GicInterruptInterfaceBase,
|
|
IN UINTN Source
|
|
)
|
|
{
|
|
ASSERT (Source <= MAX_UINT32);
|
|
MmioWrite32 (GicInterruptInterfaceBase + ARM_GIC_ICCEIOR, (UINT32)Source);
|
|
}
|