REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4076 Add infrastructure files to build edk2 for RISC-V qemu virt machine. - It follows PEI less design. - EDK2 for qemu virt is booted in S-mode as a payload for M-mode FW - Leveraged from ArmVirtQemu Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Jordan Justen <jordan.l.justen@intel.com> Cc: Gerd Hoffmann <kraxel@redhat.com> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com> Acked-by: Abner Chang <abner.chang@amd.com> Reviewed-by: Andrei Warkentin <andrei.warkentin@intel.com> Acked-by: Ard Biesheuvel <ardb@kernel.org> Acked-by: Jiewen Yao <Jiewen.yao@intel.com>
42 lines
1.5 KiB
PHP
42 lines
1.5 KiB
PHP
## @file
|
|
# Definitions of Flash definition file on RiscVVirt RISC-V platform
|
|
#
|
|
# Copyright (c) 2021, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
|
|
# Copyright (c) 2022, Ventana Micro Systems Inc. All rights reserved.<BR>
|
|
#
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
#
|
|
##
|
|
[Defines]
|
|
DEFINE BLOCK_SIZE = 0x1000
|
|
|
|
DEFINE PFLASH1_BASE = 0x22000000
|
|
|
|
DEFINE FW_BASE_ADDRESS = $(PFLASH1_BASE)
|
|
DEFINE FW_SIZE = 0x00800000
|
|
DEFINE FW_BLOCKS = 0x800
|
|
|
|
DEFINE CODE_BASE_ADDRESS = $(FW_BASE_ADDRESS)
|
|
DEFINE CODE_SIZE = 0x00740000
|
|
DEFINE CODE_BLOCKS = 0x740
|
|
|
|
DEFINE VARS_SIZE = 0x000C0000
|
|
DEFINE VARS_BLOCK_SIZE = 0x40000
|
|
DEFINE VARS_BLOCKS = 0x3
|
|
|
|
#
|
|
# EFI Variable memory region.
|
|
# The total size of EFI Variable FD must include
|
|
# all of sub regions of EFI Variable
|
|
#
|
|
DEFINE VARS_OFFSET = $(CODE_SIZE)
|
|
DEFINE VARS_LIVE_SIZE = 0x00040000
|
|
DEFINE VARS_FTW_WORKING_OFFSET = $(VARS_OFFSET) + $(VARS_LIVE_SIZE)
|
|
DEFINE VARS_FTW_WORKING_SIZE = 0x00040000
|
|
DEFINE VARS_FTW_SPARE_OFFSET = $(VARS_FTW_WORKING_OFFSET) + $(VARS_FTW_WORKING_SIZE)
|
|
DEFINE VARS_FTW_SPARE_SIZE = 0x00040000
|
|
|
|
SET gUefiCpuPkgTokenSpaceGuid.PcdCpuCoreCrystalClockFrequency = 10000000
|
|
SET gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamBase = 0x83FF0000
|
|
SET gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamSize = 0x00010000
|