sravan/system76-embedded-controller
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Make sure power_state is S0 before attempting PECI

Browse Source
This commit is contained in:
Jeremy Soller
2023-02-24 11:28:50 -07:00
parent 962d55309a
commit 0d438a3314
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/board/system76/common/peci.c
View File

@ -65,9 +65,8 @@ void peci_init(void) {}
// Returns true if peci is available
bool peci_available(void) {
// If ESPI_RESET# (named BUF_PLT_RST_N) is low, PECI is not available
// This is because no ESPI transactions will be possible
if (!gpio_get(&BUF_PLT_RST_N)) return false;
// Power state must be S0 for PECI to be useful
if (power_state != POWER_STATE_S0) return false;
// If VW_PLTRST_N virtual wire is not VWS_HIGH, PECI is not available
// This is because the CPU has not yet exited reset
@ -228,6 +227,9 @@ void peci_init(void) {
// Returns true if peci is available
bool peci_available(void) {
// Power state must be S0 for PECI to be useful
if (power_state != POWER_STATE_S0) return false;
// PECI is available if PLTRST# is high
return gpio_get(&BUF_PLT_RST_N);
}