sravan/system76-embedded-controller
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add power_on_s5 for DEEP_SX to darp5 and galp3-c

Browse Source
This commit is contained in:
Jeremy Soller
2020-02-24 09:07:35 -07:00
parent aa065f0a05
commit 130ab9d61f
2 changed files with 54 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
src/board/system76/darp5/power.c
View File

@@ -92,8 +92,34 @@ void power_on_s5() {
#if DEEP_SX
// See Figure 12-18 in Whiskey Lake Platform Design Guide
// TODO - signal timing graph
// See Figure 12-24 in Whiskey Lake Platform Design Guide
// TODO - rail timing graph
// TODO: Must have SL_SUS# set high by PCH
// Enable VCCPRIM_* planes - must be enabled prior to USB power in order to
// avoid leakage
gpio_set(&VA_EC_EN, true);
tPCH06;
// TODO
// Enable VDD5
gpio_set(&DD_ON, true);
//TODO: Should SUS_ACK# be de-asserted here?
tPCH03;
// De-assert RSMRST#
gpio_set(&EC_RSMRST_N, true);
// Wait for PCH stability
tPCH18;
// Allow processor to control SUSB# and SUSC#
gpio_set(&EC_EN, true);
// Extra wait - TODO remove
delay_ms(200);
#else // DEEP_SX
// See Figure 12-19 in Whiskey Lake Platform Design Guide
// TODO - signal timing graph

28
src/board/system76/galp3-c/power.c
View File

@@ -91,8 +91,34 @@ void power_on_s5() {
#if DEEP_SX
// See Figure 12-18 in Whiskey Lake Platform Design Guide
// TODO - signal timing graph
// See Figure 12-24 in Whiskey Lake Platform Design Guide
// TODO - rail timing graph
// TODO: Must have SL_SUS# set high by PCH
// Enable VCCPRIM_* planes - must be enabled prior to USB power in order to
// avoid leakage
gpio_set(&VA_EC_EN, true);
tPCH06;
// TODO
// Enable VDD5
gpio_set(&DD_ON, true);
//TODO: Should SUS_ACK# be de-asserted here?
tPCH03;
// De-assert RSMRST#
gpio_set(&EC_RSMRST_N, true);
// Wait for PCH stability
tPCH18;
// Allow processor to control SUSB# and SUSC#
gpio_set(&EC_EN, true);
// Extra wait - TODO remove
delay_ms(200);
#else // DEEP_SX
// See Figure 12-19 in Whiskey Lake Platform Design Guide
// TODO - signal timing graph