sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Sync lemp10 iom config

Browse Source 
Change-Id: Ie7a07c1447a3b41d3b53d1198e86cf04b51f96bc
This commit is contained in:
Jeremy Soller
2020-11-24 12:31:22 -07:00
parent f28c6180a7
commit 13338f9ae2
3 changed files with 6 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/system76/galp5/ramstage.c
View File

@@ -9,5 +9,8 @@ void mainboard_silicon_init_params(FSP_S_CONFIG *params) {
params->CpuPcieRpLtrEnable[0] = 1;
params->CpuPcieRpPtmEnabled[0] = 0;
// IOM config
params->PchUsbOverCurrentEnable = 0;
gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}

10
src/mainboard/system76/lemp10/devicetree.cb
View File

@@ -78,16 +78,6 @@ chip soc/intel/tigerlake
.vnn_sx_voltage_mv = 1050,
}"
# Default IOM Port Config
register "IomTypeCPortPadCfg[0]" = "0x09000000"
register "IomTypeCPortPadCfg[1]" = "0x09000000"
register "IomTypeCPortPadCfg[2]" = "0x09000000"
register "IomTypeCPortPadCfg[3]" = "0x09000000"
register "IomTypeCPortPadCfg[4]" = "0x09000000"
register "IomTypeCPortPadCfg[5]" = "0x09000000"
register "IomTypeCPortPadCfg[6]" = "0x09000000"
register "IomTypeCPortPadCfg[7]" = "0x09000000"
# Read LPM_EN, make sure to invert the bits
# sudo devmem2 0xfe001c78
# 0x9

3
src/mainboard/system76/lemp10/ramstage.c
View File

@@ -9,5 +9,8 @@ void mainboard_silicon_init_params(FSP_S_CONFIG *params) {
params->CpuPcieRpLtrEnable[0] = 1;
params->CpuPcieRpPtmEnabled[0] = 0;
// IOM config
params->PchUsbOverCurrentEnable = 0;
gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}