AGESA f15 boards: Remove - using LATE_CBMEM_INIT
Boards that are still using LATE_CBMEM_INIT are being removed as previously discussed. If these boards are updated to not use LATE_CBMEM_INIT, they can be restored to the active codebase from the 4.7 branch. Removed boards: amd/dinar tyan/s2886 supermicro/h8scm supermicro/h8qgi Change-Id: I16be3b43fc0c48d58ed8b6667880c9571c6f5510 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/23274 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
@@ -47,7 +47,6 @@ MsrWrite (
|
||||
__writemsr (MsrAddress, Value);
|
||||
}
|
||||
|
||||
#if !IS_ENABLED(CONFIG_BOARD_AMD_DINAR)
|
||||
void amd_initcpuio(void)
|
||||
{
|
||||
UINT32 PciData;
|
||||
@@ -137,126 +136,6 @@ void amd_initcpuio(void)
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
}
|
||||
}
|
||||
#else
|
||||
|
||||
#define MMIO_NP_BIT BIT7
|
||||
|
||||
void amd_initcpuio(void)
|
||||
{
|
||||
UINT64 MsrReg;
|
||||
UINT32 PciData;
|
||||
PCI_ADDR PciAddress;
|
||||
AMD_CONFIG_PARAMS StdHeader;
|
||||
UINT32 TopMem;
|
||||
UINT32 nodes;
|
||||
UINT32 node;
|
||||
UINT32 SbLink;
|
||||
UINT32 i;
|
||||
|
||||
/* get the number of coherent nodes in the system */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0x18, 0, 0x60);
|
||||
LibAmdPciRead(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
nodes = ((PciData >> 4) & 7) + 1; //nodes[6:4]
|
||||
/* Find out the Link ID of Node0 that connects to the
|
||||
* Southbridge (system IO hub). e.g. family10 MCM Processor,
|
||||
* SbLink is Processor0 Link2, internal Node0 Link3
|
||||
*/
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0x18, 0, 0x64);
|
||||
LibAmdPciRead(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
SbLink = (PciData >> 8) & 3; //assume ganged
|
||||
/* Enable MMIO on AMD CPU Address Map Controller for all nodes */
|
||||
for (node = 0; node < nodes; node++) {
|
||||
/* clear all MMIO Mapped Base/Limit Registers */
|
||||
for (i = 0; i < 8; i++) {
|
||||
PciData = 0x00000000;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x80 + i * 8);
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x84 + i * 8);
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
}
|
||||
/* clear all IO Space Base/Limit Registers */
|
||||
for (i = 0; i < 4; i++) {
|
||||
PciData = 0x00000000;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xC0 + i * 8);
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xC4 + i * 8);
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
}
|
||||
|
||||
/* Enable MMIO on AMD CPU Address Map Controller */
|
||||
|
||||
/* Set VGA Ram MMIO 0000A0000-0000BFFFF to Node0 sbLink */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x80);
|
||||
PciData = (0xA0000 >> 8) | 3;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x84);
|
||||
PciData = 0xB0000 >> 8;
|
||||
PciData &= (~0xFF);
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Set UMA MMIO. */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x88);
|
||||
LibAmdMsrRead(0xC001001A, &MsrReg, &StdHeader);
|
||||
TopMem = (UINT32) MsrReg;
|
||||
MsrReg = (MsrReg >> 8) | 3;
|
||||
PciData = (UINT32) MsrReg;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x8c);
|
||||
if (TopMem <= CONFIG_MMCONF_BASE_ADDRESS) {
|
||||
PciData = (CONFIG_MMCONF_BASE_ADDRESS - 1) >> 8;
|
||||
} else {
|
||||
PciData = (0x100000000ull - 1) >> 8;
|
||||
}
|
||||
PciData &= (~0xFF);
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Set PCIE MMIO. */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x90);
|
||||
PciData = (CONFIG_MMCONF_BASE_ADDRESS >> 8) | 3;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x94);
|
||||
PciData = ((CONFIG_MMCONF_BASE_ADDRESS + CONFIG_MMCONF_BUS_NUMBER * 4096 * 256 - 1) >> 8) & (~0xFF);
|
||||
PciData &= (~0xFF);
|
||||
PciData |= MMIO_NP_BIT;
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Set XAPIC MMIO. 24K */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x98);
|
||||
PciData = (0xFEC00000 >> 8) | 3;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0x9c);
|
||||
PciData = ((0xFEC00000 + 6 * 4096 - 1) >> 8);
|
||||
PciData &= (~0xFF);
|
||||
PciData |= MMIO_NP_BIT;
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Set Local APIC MMIO. 4K*4= 16K, Llano CPU are 4 cores */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xA0);
|
||||
PciData = (0xFEE00000 >> 8) | 3;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xA8);
|
||||
PciData = (0xFEE00000 + 4 * 4096 - 1) >> 8;
|
||||
PciData &= (~0xFF);
|
||||
PciData |= MMIO_NP_BIT;
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Set PCIO: 0x0 - 0xFFF000 and enabled VGA IO */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xC0);
|
||||
PciData = 0x13;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB + node, FUNC_1, 0xC4);
|
||||
PciData = 0x00FFF000;
|
||||
PciData &= (~0x7F);
|
||||
PciData |= SbLink << 4;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
void amd_initmmio(void)
|
||||
{
|
||||
@@ -270,28 +149,6 @@ void amd_initmmio(void)
|
||||
MsrReg = CONFIG_MMCONF_BASE_ADDRESS | (LibAmdBitScanReverse(CONFIG_MMCONF_BUS_NUMBER) << 2) | 1;
|
||||
LibAmdMsrWrite(0xC0010058, &MsrReg, &StdHeader);
|
||||
|
||||
#if IS_ENABLED(CONFIG_BOARD_AMD_DINAR)
|
||||
UINT32 PciData;
|
||||
PCI_ADDR PciAddress;
|
||||
|
||||
/* Set PCIE MMIO. */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0x18, 1, 0x94);
|
||||
/* FIXME: LSB bits are not cleared for PciData. */
|
||||
PciData = ((CONFIG_MMCONF_BASE_ADDRESS + CONFIG_MMCONF_BUS_NUMBER * 4096 * 256 - 1) >> 8) | MMIO_NP_BIT;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0x18, 1, 0x90);
|
||||
PciData = (CONFIG_MMCONF_BASE_ADDRESS >> 8) | 3;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
||||
|
||||
/* Enable memory access */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0, 0, 0x04);
|
||||
LibAmdPciRead(AccessWidth8, PciAddress, &PciData, &StdHeader);
|
||||
PciData |= BIT1;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, 0, 0, 0x04);
|
||||
LibAmdPciWrite(AccessWidth8, PciAddress, &PciData, &StdHeader);
|
||||
#endif
|
||||
|
||||
/* Set ROM cache onto WP to decrease post time */
|
||||
MsrReg = (0x0100000000 - CACHE_ROM_SIZE) | 5;
|
||||
LibAmdMsrWrite (0x20C, &MsrReg, &StdHeader);
|
||||
|
@@ -1,108 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "AGESA.h"
|
||||
#include "amdlib.h"
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/BiosCallOuts.h>
|
||||
#include "SB700.h"
|
||||
#include "OEM.h" /* SMBUS0_BASE_ADDRESS */
|
||||
#include <stdlib.h>
|
||||
|
||||
#include <southbridge/amd/cimx/sb700/smbus_spd.h>
|
||||
|
||||
#ifdef __PRE_RAM__
|
||||
/* This define is used when selecting the appropriate socket for the SPD read
|
||||
* because this is a multi-socket design.
|
||||
*/
|
||||
#define LTC4305_SMBUS_ADDR (0x94)
|
||||
|
||||
static void select_socket(UINT8 socket_id)
|
||||
{
|
||||
AMD_CONFIG_PARAMS StdHeader;
|
||||
UINT32 PciData32;
|
||||
UINT8 PciData8;
|
||||
PCI_ADDR PciAddress;
|
||||
|
||||
/* Set SMBus MMIO. */
|
||||
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 20, 0, 0x90);
|
||||
PciData32 = (SMBUS0_BASE_ADDRESS & 0xFFFFFFF0) | BIT0;
|
||||
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData32, &StdHeader);
|
||||
|
||||
/* Enable SMBus MMIO. */
|
||||
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 20, 0, 0xD2);
|
||||
LibAmdPciRead(AccessWidth8, PciAddress, &PciData8, &StdHeader);
|
||||
PciData8 |= BIT0;
|
||||
LibAmdPciWrite(AccessWidth8, PciAddress, &PciData8, &StdHeader);
|
||||
|
||||
switch (socket_id) {
|
||||
case 0:
|
||||
/* Switch onto the First CPU Socket SMBus */
|
||||
writeSmbusByte(SMBUS0_BASE_ADDRESS, LTC4305_SMBUS_ADDR, 0x80, 0x03);
|
||||
break;
|
||||
case 1:
|
||||
/* Switch onto the Second CPU Socket SMBus */
|
||||
writeSmbusByte(SMBUS0_BASE_ADDRESS, LTC4305_SMBUS_ADDR, 0x40, 0x03);
|
||||
break;
|
||||
default:
|
||||
/* Switch off two CPU Sockets SMBus */
|
||||
writeSmbusByte(SMBUS0_BASE_ADDRESS, LTC4305_SMBUS_ADDR, 0x00, 0x03);
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static void restore_socket(void)
|
||||
{
|
||||
/* Switch off two CPU Sockets SMBus */
|
||||
writeSmbusByte(SMBUS0_BASE_ADDRESS, LTC4305_SMBUS_ADDR, 0x00, 0x03);
|
||||
}
|
||||
#endif
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr);
|
||||
|
||||
const BIOS_CALLOUT_STRUCT BiosCallouts[] =
|
||||
{
|
||||
{AGESA_DO_RESET, agesa_Reset },
|
||||
{AGESA_READ_SPD, board_ReadSpd },
|
||||
{AGESA_READ_SPD_RECOVERY, agesa_NoopUnsupported },
|
||||
{AGESA_RUNFUNC_ONAP, agesa_RunFuncOnAp },
|
||||
{AGESA_GNB_PCIE_SLOT_RESET, agesa_NoopSuccess },
|
||||
{AGESA_GET_IDS_INIT_DATA, agesa_EmptyIdsInitData },
|
||||
{AGESA_HOOKBEFORE_DRAM_INIT, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_DRAM_INIT_RECOVERY, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_DQS_TRAINING, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_EXIT_SELF_REF, agesa_NoopSuccess },
|
||||
};
|
||||
const int BiosCalloutsLen = ARRAY_SIZE(BiosCallouts);
|
||||
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr)
|
||||
{
|
||||
AGESA_STATUS Status;
|
||||
#ifdef __PRE_RAM__
|
||||
if (ConfigPtr == NULL)
|
||||
return AGESA_ERROR;
|
||||
|
||||
select_socket(((AGESA_READ_SPD_PARAMS *)ConfigPtr)->SocketId);
|
||||
|
||||
Status = agesa_ReadSpd (Func, Data, ConfigPtr);
|
||||
|
||||
restore_socket();
|
||||
#else
|
||||
Status = AGESA_UNSUPPORTED;
|
||||
#endif
|
||||
|
||||
return Status;
|
||||
}
|
@@ -1,136 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
if BOARD_AMD_DINAR
|
||||
|
||||
config BOARD_SPECIFIC_OPTIONS # dummy
|
||||
def_bool y
|
||||
select AGESA_LEGACY
|
||||
select CPU_AMD_AGESA_FAMILY15
|
||||
select CPU_AMD_SOCKET_G34
|
||||
select NORTHBRIDGE_AMD_AGESA_FAMILY15
|
||||
select NORTHBRIDGE_AMD_CIMX_RD890
|
||||
select SOUTHBRIDGE_AMD_CIMX_SB700
|
||||
select SUPERIO_SMSC_SIO1036
|
||||
select SUPERIO_SMSC_SCH4037
|
||||
select BOARD_ROMSIZE_KB_2048
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_PIRQ_TABLE
|
||||
select HAVE_MP_TABLE
|
||||
select HAVE_ACPI_TABLES
|
||||
select ENABLE_APIC_EXT_ID
|
||||
select GFXUMA
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
default amd/dinar
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "Dinar"
|
||||
|
||||
config HW_MEM_HOLE_SIZEK
|
||||
hex
|
||||
default 0x200000
|
||||
|
||||
config MAX_CPUS
|
||||
int
|
||||
default 64
|
||||
|
||||
config HW_MEM_HOLE_SIZE_AUTO_INC
|
||||
bool
|
||||
default n
|
||||
|
||||
config IRQ_SLOT_COUNT
|
||||
int
|
||||
default 11
|
||||
|
||||
config ONBOARD_VGA_IS_PRIMARY
|
||||
bool
|
||||
default y
|
||||
|
||||
config VGA_BIOS
|
||||
bool
|
||||
default n
|
||||
|
||||
config VGA_BIOS_ID
|
||||
depends on VGA_BIOS
|
||||
default "1002,515e"
|
||||
|
||||
config AHCI_BIOS
|
||||
bool
|
||||
default y
|
||||
|
||||
config AHCI_BIOS_FILE
|
||||
string "AHCI ROM path and filename"
|
||||
depends on AHCI_BIOS
|
||||
default "site-local/ahci/sb700.bin"
|
||||
|
||||
config AHCI_BIOS_ID
|
||||
string "AHCI device PCI IDs"
|
||||
depends on AHCI_BIOS
|
||||
default "1002,4391"
|
||||
|
||||
config XHC_BIOS
|
||||
bool
|
||||
default n
|
||||
|
||||
config XHC_BIOS_FILE
|
||||
string "XHC BIOS path and filename"
|
||||
depends on XHC_BIOS
|
||||
default "site-local/xhc/Xhc.rom"
|
||||
|
||||
config XHC_BIOS_ID
|
||||
string "XHC device PCI IDs"
|
||||
depends on XHC_BIOS
|
||||
default "1022,7812"
|
||||
|
||||
config SATA_CONTROLLER_MODE
|
||||
hex
|
||||
default 0x0
|
||||
|
||||
config ONBOARD_LAN
|
||||
bool
|
||||
default y
|
||||
|
||||
config ONBOARD_1394
|
||||
bool
|
||||
default y
|
||||
|
||||
config ONBOARD_USB30
|
||||
bool
|
||||
default n
|
||||
|
||||
config ONBOARD_BLUETOOTH
|
||||
bool
|
||||
default y
|
||||
|
||||
config ONBOARD_WEBCAM
|
||||
bool
|
||||
default y
|
||||
|
||||
config ONBOARD_TRAVIS
|
||||
bool
|
||||
default y
|
||||
|
||||
config ONBOARD_LIGHTSENSOR
|
||||
bool
|
||||
default n
|
||||
|
||||
config REDIRECT_CIMX_TRACE_TO_SERIAL
|
||||
bool "Redirect CIMX Trace to serial console"
|
||||
default y
|
||||
|
||||
endif # BOARD_AMD_DINAR
|
@@ -1,2 +0,0 @@
|
||||
config BOARD_AMD_DINAR
|
||||
bool "Dinar"
|
@@ -1,30 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
romstage-y += buildOpts.c
|
||||
romstage-y += BiosCallOuts.c
|
||||
romstage-y += sb700_cfg.c
|
||||
romstage-y += rd890_cfg.c
|
||||
romstage-y += OemCustomize.c
|
||||
|
||||
ramstage-y += buildOpts.c
|
||||
ramstage-y += BiosCallOuts.c
|
||||
ramstage-y += sb700_cfg.c
|
||||
ramstage-y += rd890_cfg.c
|
||||
ramstage-y += OemCustomize.c
|
||||
|
||||
AGESA_PREFIX ?= $(src)/vendorcode/amd/agesa
|
||||
AGESA_ROOT ?= $(AGESA_PREFIX)/$(if $(CONFIG_CPU_AMD_AGESA_FAMILY15),f15,\
|
||||
echo `wrong configuration`)
|
@@ -1,52 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <PlatformMemoryConfiguration.h>
|
||||
|
||||
/*----------------------------------------------------------------------------------------
|
||||
* CUSTOMER OVERIDES MEMORY TABLE
|
||||
*----------------------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
/*
|
||||
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
||||
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
||||
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
||||
* use its default conservative settings.
|
||||
*/
|
||||
CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = {
|
||||
// Dinar has the following routing:
|
||||
// CS0 M[B,A]_CLK_H/L[0]
|
||||
// CS1 M[B,A]_CLK_H/L[2]
|
||||
// CS2 M[B,A]_CLK_H/L[1]
|
||||
// CS3 M[B,A]_CLK_H/L[3]
|
||||
MEMCLK_DIS_MAP(ANY_SOCKET, ANY_CHANNEL, 0x00, 0x00, 0x01, 0x04, 0x02, 0x08, 0x00, 0x00),
|
||||
NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 2),
|
||||
PSO_END
|
||||
};
|
||||
|
||||
|
||||
static AGESA_STATUS OemInitPost(AMD_POST_PARAMS *InitPost)
|
||||
{
|
||||
InitPost->MemConfig.UmaMode = UMA_AUTO;
|
||||
InitPost->MemConfig.BottomIo = 0xE0;
|
||||
InitPost->MemConfig.UmaSize = 0xE0-0xC0;
|
||||
return AGESA_SUCCESS;
|
||||
}
|
||||
|
||||
const struct OEM_HOOK OemCustomize = {
|
||||
.InitPost = OemInitPost,
|
||||
};
|
@@ -1,56 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* IDS Option File
|
||||
*
|
||||
* This file is used to switch on/off IDS features.
|
||||
*
|
||||
*/
|
||||
#ifndef _OPTION_IDS_H_
|
||||
#define _OPTION_IDS_H_
|
||||
|
||||
/**
|
||||
*
|
||||
* This file generates the defaults tables for the Integrated Debug Support
|
||||
* Module. The documented build options are imported from a user controlled
|
||||
* file for processing. The build options for the Integrated Debug Support
|
||||
* Module are listed below:
|
||||
*
|
||||
* IDSOPT_IDS_ENABLED
|
||||
* IDSOPT_ERROR_TRAP_ENABLED
|
||||
* IDSOPT_CONTROL_ENABLED
|
||||
* IDSOPT_TRACING_ENABLED
|
||||
* IDSOPT_PERF_ANALYSIS
|
||||
* IDSOPT_ASSERT_ENABLED
|
||||
* IDS_DEBUG_PORT
|
||||
* IDSOPT_CAR_CORRUPTION_CHECK_ENABLED
|
||||
*
|
||||
**/
|
||||
|
||||
//#define IDSOPT_IDS_ENABLED TRUE
|
||||
//#define IDSOPT_TRACING_ENABLED TRUE
|
||||
#define IDSOPT_ASSERT_ENABLED TRUE
|
||||
|
||||
//#define IDSOPT_DEBUG_ENABLED FALSE
|
||||
//#undef IDSOPT_HOST_SIMNOW
|
||||
//#define IDSOPT_HOST_SIMNOW FALSE
|
||||
//#undef IDSOPT_HOST_HDT
|
||||
//#define IDSOPT_HOST_HDT FALSE
|
||||
//#define IDS_DEBUG_PORT 0x80
|
||||
|
||||
#endif
|
@@ -1,240 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(IDEC) {
|
||||
Name(_ADR, 0x00140001)
|
||||
#include "ide.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
/* Some timing tables */
|
||||
Name(UDTT, Package(){ /* Udma timing table */
|
||||
120, 90, 60, 45, 30, 20, 15, 0 /* UDMA modes 0 -> 6 */
|
||||
})
|
||||
|
||||
Name(MDTT, Package(){ /* MWDma timing table */
|
||||
480, 150, 120, 0 /* Legacy DMA modes 0 -> 2 */
|
||||
})
|
||||
|
||||
Name(POTT, Package(){ /* Pio timing table */
|
||||
600, 390, 270, 180, 120, 0 /* PIO modes 0 -> 4 */
|
||||
})
|
||||
|
||||
/* Some timing register value tables */
|
||||
Name(MDRT, Package(){ /* MWDma timing register table */
|
||||
0x77, 0x21, 0x20, 0xFF /* Legacy DMA modes 0 -> 2 */
|
||||
})
|
||||
|
||||
Name(PORT, Package(){
|
||||
0x99, 0x47, 0x34, 0x22, 0x20, 0x99 /* PIO modes 0 -> 4 */
|
||||
})
|
||||
|
||||
OperationRegion(ICRG, PCI_Config, 0x40, 0x20) /* ide control registers */
|
||||
Field(ICRG, AnyAcc, NoLock, Preserve)
|
||||
{
|
||||
PPTS, 8, /* Primary PIO Slave Timing */
|
||||
PPTM, 8, /* Primary PIO Master Timing */
|
||||
OFFSET(0x04), PMTS, 8, /* Primary MWDMA Slave Timing */
|
||||
PMTM, 8, /* Primary MWDMA Master Timing */
|
||||
OFFSET(0x08), PPCR, 8, /* Primary PIO Control */
|
||||
OFFSET(0x0A), PPMM, 4, /* Primary PIO master Mode */
|
||||
PPSM, 4, /* Primary PIO slave Mode */
|
||||
OFFSET(0x14), PDCR, 2, /* Primary UDMA Control */
|
||||
OFFSET(0x16), PDMM, 4, /* Primary UltraDMA Mode */
|
||||
PDSM, 4, /* Primary UltraDMA Mode */
|
||||
}
|
||||
|
||||
Method(GTTM, 1) /* get total time*/
|
||||
{
|
||||
Store(And(Arg0, 0x0F), Local0) /* Recovery Width */
|
||||
Increment(Local0)
|
||||
Store(ShiftRight(Arg0, 4), Local1) /* Command Width */
|
||||
Increment(Local1)
|
||||
Return(Multiply(30, Add(Local0, Local1)))
|
||||
}
|
||||
|
||||
Device(PRID)
|
||||
{
|
||||
Name (_ADR, Zero)
|
||||
Method(_GTM, 0)
|
||||
{
|
||||
NAME(OTBF, Buffer(20) { /* out buffer */
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
CreateDwordField(OTBF, 0, PSD0) /* PIO spd0 */
|
||||
CreateDwordField(OTBF, 4, DSD0) /* DMA spd0 */
|
||||
CreateDwordField(OTBF, 8, PSD1) /* PIO spd1 */
|
||||
CreateDwordField(OTBF, 12, DSD1) /* DMA spd1 */
|
||||
CreateDwordField(OTBF, 16, BFFG) /* buffer flags */
|
||||
|
||||
/* Just return if the channel is disabled */
|
||||
If(And(PPCR, 0x01)) { /* primary PIO control */
|
||||
Return(OTBF)
|
||||
}
|
||||
|
||||
/* Always tell them independent timing available and IOChannelReady used on both drives */
|
||||
Or(BFFG, 0x1A, BFFG)
|
||||
|
||||
Store(GTTM(PPTM), PSD0) /* save total time of primary PIO master timming to PIO spd0 */
|
||||
Store(GTTM(PPTS), PSD1) /* save total time of primary PIO slave Timing to PIO spd1 */
|
||||
|
||||
If(And(PDCR, 0x01)) { /* It's under UDMA mode */
|
||||
Or(BFFG, 0x01, BFFG)
|
||||
Store(DerefOf(Index(UDTT, PDMM)), DSD0)
|
||||
}
|
||||
Else {
|
||||
Store(GTTM(PMTM), DSD0) /* Primary MWDMA Master Timing, DmaSpd0 */
|
||||
}
|
||||
|
||||
If(And(PDCR, 0x02)) { /* It's under UDMA mode */
|
||||
Or(BFFG, 0x04, BFFG)
|
||||
Store(DerefOf(Index(UDTT, PDSM)), DSD1)
|
||||
}
|
||||
Else {
|
||||
Store(GTTM(PMTS), DSD1) /* Primary MWDMA Slave Timing, DmaSpd0 */
|
||||
}
|
||||
|
||||
Return(OTBF) /* out buffer */
|
||||
} /* End Method(_GTM) */
|
||||
|
||||
Method(_STM, 3, NotSerialized)
|
||||
{
|
||||
NAME(INBF, Buffer(20) { /* in buffer */
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
CreateDwordField(INBF, 0, PSD0) /* PIO spd0 */
|
||||
CreateDwordField(INBF, 4, DSD0) /* PIO spd0 */
|
||||
CreateDwordField(INBF, 8, PSD1) /* PIO spd1 */
|
||||
CreateDwordField(INBF, 12, DSD1) /* DMA spd1 */
|
||||
CreateDwordField(INBF, 16, BFFG) /*buffer flag */
|
||||
|
||||
Store(Match(POTT, MLE, PSD0, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 5, PPMM,) /* Primary PIO master Mode */
|
||||
Store(Match(POTT, MLE, PSD1, MTR, 0, 0), Local1)
|
||||
Divide(Local1, 5, PPSM,) /* Primary PIO slave Mode */
|
||||
|
||||
Store(DerefOf(Index(PORT, Local0)), PPTM) /* Primary PIO Master Timing */
|
||||
Store(DerefOf(Index(PORT, Local1)), PPTS) /* Primary PIO Slave Timing */
|
||||
|
||||
If(And(BFFG, 0x01)) { /* Drive 0 is under UDMA mode */
|
||||
Store(Match(UDTT, MLE, DSD0, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 7, PDMM,)
|
||||
Or(PDCR, 0x01, PDCR)
|
||||
}
|
||||
Else {
|
||||
If(LNotEqual(DSD0, 0xFFFFFFFF)) {
|
||||
Store(Match(MDTT, MLE, DSD0, MTR, 0, 0), Local0)
|
||||
Store(DerefOf(Index(MDRT, Local0)), PMTM)
|
||||
}
|
||||
}
|
||||
|
||||
If(And(BFFG, 0x04)) { /* Drive 1 is under UDMA mode */
|
||||
Store(Match(UDTT, MLE, DSD1, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 7, PDSM,)
|
||||
Or(PDCR, 0x02, PDCR)
|
||||
}
|
||||
Else {
|
||||
If(LNotEqual(DSD1, 0xFFFFFFFF)) {
|
||||
Store(Match(MDTT, MLE, DSD1, MTR, 0, 0), Local0)
|
||||
Store(DerefOf(Index(MDRT, Local0)), PMTS)
|
||||
}
|
||||
}
|
||||
/* Return(INBF) */
|
||||
} /*End Method(_STM) */
|
||||
Device(MST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTF) {
|
||||
Name(CMBF, Buffer(21) {
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5
|
||||
})
|
||||
CreateByteField(CMBF, 1, POMD)
|
||||
CreateByteField(CMBF, 8, DMMD)
|
||||
CreateByteField(CMBF, 5, CMDA)
|
||||
CreateByteField(CMBF, 12, CMDB)
|
||||
CreateByteField(CMBF, 19, CMDC)
|
||||
|
||||
Store(0xA0, CMDA)
|
||||
Store(0xA0, CMDB)
|
||||
Store(0xA0, CMDC)
|
||||
|
||||
Or(PPMM, 0x08, POMD)
|
||||
|
||||
If(And(PDCR, 0x01)) {
|
||||
Or(PDMM, 0x40, DMMD)
|
||||
}
|
||||
Else {
|
||||
Store(Match
|
||||
(MDTT, MLE, GTTM(PMTM),
|
||||
MTR, 0, 0), Local0)
|
||||
If(LLess(Local0, 3)) {
|
||||
Or(0x20, Local0, DMMD)
|
||||
}
|
||||
}
|
||||
Return(CMBF)
|
||||
}
|
||||
} /* End Device(MST) */
|
||||
|
||||
Device(SLAV)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_GTF) {
|
||||
Name(CMBF, Buffer(21) {
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5
|
||||
})
|
||||
CreateByteField(CMBF, 1, POMD)
|
||||
CreateByteField(CMBF, 8, DMMD)
|
||||
CreateByteField(CMBF, 5, CMDA)
|
||||
CreateByteField(CMBF, 12, CMDB)
|
||||
CreateByteField(CMBF, 19, CMDC)
|
||||
|
||||
Store(0xB0, CMDA)
|
||||
Store(0xB0, CMDB)
|
||||
Store(0xB0, CMDC)
|
||||
|
||||
Or(PPSM, 0x08, POMD)
|
||||
|
||||
If(And(PDCR, 0x02)) {
|
||||
Or(PDSM, 0x40, DMMD)
|
||||
}
|
||||
Else {
|
||||
Store(Match
|
||||
(MDTT, MLE, GTTM(PMTS),
|
||||
MTR, 0, 0), Local0)
|
||||
If(LLess(Local0, 3)) {
|
||||
Or(0x20, Local0, DMMD)
|
||||
}
|
||||
}
|
||||
Return(CMBF)
|
||||
}
|
||||
} /* End Device(SLAV) */
|
||||
}
|
@@ -1,307 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "routing.asl"
|
||||
}
|
||||
*/
|
||||
|
||||
/* Routing is in System Bus scope */
|
||||
Scope(\_SB) {
|
||||
Name(PR0, Package(){
|
||||
/* NB devices */
|
||||
/* Bus 0, Dev 0 - RS780 Host Controller */
|
||||
/* Bus 0, Dev 1 - PCI Bridge for Internal Graphics */
|
||||
Package(){0x0001FFFF, 0, INTC, 0 },
|
||||
Package(){0x0001FFFF, 1, INTD, 0 },
|
||||
/* Bus 0, Dev 2 - */
|
||||
Package(){0x0002FFFF, 0, INTC, 0 },
|
||||
Package(){0x0002FFFF, 1, INTD, 0 },
|
||||
Package(){0x0002FFFF, 2, INTA, 0 },
|
||||
Package(){0x0002FFFF, 3, INTB, 0 },
|
||||
/* Bus 0, Dev 3 - */
|
||||
Package(){0x0003FFFF, 0, INTD, 0 },
|
||||
Package(){0x0003FFFF, 1, INTA, 0 },
|
||||
Package(){0x0003FFFF, 2, INTB, 0 },
|
||||
Package(){0x0003FFFF, 3, INTC, 0 },
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package(){0x0004FFFF, 0, INTA, 0 },
|
||||
Package(){0x0004FFFF, 1, INTB, 0 },
|
||||
Package(){0x0004FFFF, 2, INTC, 0 },
|
||||
Package(){0x0004FFFF, 3, INTD, 0 },
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
Package(){0x0005FFFF, 0, INTB, 0 },
|
||||
Package(){0x0005FFFF, 1, INTC, 0 },
|
||||
Package(){0x0005FFFF, 2, INTD, 0 },
|
||||
Package(){0x0005FFFF, 3, INTA, 0 },
|
||||
/* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */
|
||||
Package(){0x0006FFFF, 0, INTC, 0 },
|
||||
Package(){0x0006FFFF, 1, INTD, 0 },
|
||||
Package(){0x0006FFFF, 2, INTA, 0 },
|
||||
Package(){0x0006FFFF, 3, INTB, 0 },
|
||||
/* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */
|
||||
Package(){0x0007FFFF, 0, INTD, 0 },
|
||||
Package(){0x0007FFFF, 1, INTA, 0 },
|
||||
Package(){0x0007FFFF, 2, INTB, 0 },
|
||||
Package(){0x0007FFFF, 3, INTC, 0 },
|
||||
|
||||
/* SB devices */
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */
|
||||
Package(){0x0014FFFF, 0, INTA, 0 },
|
||||
Package(){0x0014FFFF, 1, INTB, 0 },
|
||||
Package(){0x0014FFFF, 2, INTC, 0 },
|
||||
Package(){0x0014FFFF, 3, INTD, 0 },
|
||||
/* Bus 0, Dev 18,19,22 - USB: OHCI,EHCI */
|
||||
Package(){0x0012FFFF, 0, INTC, 0 },
|
||||
Package(){0x0012FFFF, 1, INTB, 0 },
|
||||
Package(){0x0013FFFF, 0, INTC, 0 },
|
||||
Package(){0x0013FFFF, 1, INTB, 0 },
|
||||
Package(){0x0016FFFF, 0, INTC, 0 },
|
||||
Package(){0x0016FFFF, 1, INTB, 0 },
|
||||
Package(){0x0010FFFF, 0, INTC, 0 },
|
||||
Package(){0x0010FFFF, 1, INTB, 0 },
|
||||
/* Bus 0, Dev 17 - SATA controller #2 */
|
||||
Package(){0x0011FFFF, 0, INTD, 0 },
|
||||
/* Bus 0, Dev 21 - PCIe Bridge for x1 PCIe Slot */
|
||||
Package(){0x0015FFFF, 0, INTA, 0 },
|
||||
Package(){0x0015FFFF, 1, INTB, 0 },
|
||||
Package(){0x0015FFFF, 2, INTC, 0 },
|
||||
Package(){0x0015FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APR0, Package(){
|
||||
/* NB devices in APIC mode */
|
||||
/* Bus 0, Dev 0 - RS780 Host Controller */
|
||||
/* Bus 0, Dev 1 - PCI Bridge for Internal Graphics */
|
||||
Package(){0x0001FFFF, 0, 0, 18 },
|
||||
Package(){0x0001FFFF, 1, 0, 19 },
|
||||
/* Bus 0, Dev 2 */
|
||||
Package(){0x0002FFFF, 0, 0, 18 },
|
||||
Package(){0x0002FFFF, 1, 0, 19 },
|
||||
Package(){0x0002FFFF, 2, 0, 16 },
|
||||
Package(){0x0002FFFF, 3, 0, 17 },
|
||||
/* Bus 0, Dev 3 */
|
||||
Package(){0x0003FFFF, 0, 0, 19 },
|
||||
Package(){0x0003FFFF, 1, 0, 16 },
|
||||
Package(){0x0003FFFF, 2, 0, 17 },
|
||||
Package(){0x0003FFFF, 3, 0, 18 },
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package(){0x0004FFFF, 0, 0, 16 },
|
||||
Package(){0x0004FFFF, 1, 0, 17 },
|
||||
Package(){0x0004FFFF, 2, 0, 18 },
|
||||
Package(){0x0004FFFF, 3, 0, 19 },
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
Package(){0x0005FFFF, 0, 0, 17 },
|
||||
Package(){0x0005FFFF, 1, 0, 18 },
|
||||
Package(){0x0005FFFF, 2, 0, 19 },
|
||||
Package(){0x0005FFFF, 3, 0, 16 },
|
||||
/* Bus 0, Dev 6 - General purpose PCIe bridge 6 */
|
||||
Package(){0x0006FFFF, 0, 0, 18 },
|
||||
Package(){0x0006FFFF, 1, 0, 19 },
|
||||
Package(){0x0006FFFF, 2, 0, 16 },
|
||||
Package(){0x0006FFFF, 3, 0, 17 },
|
||||
/* Bus 0, Dev 7 - PCIe Bridge for network card */
|
||||
Package(){0x0007FFFF, 0, 0, 19 },
|
||||
Package(){0x0007FFFF, 1, 0, 16 },
|
||||
Package(){0x0007FFFF, 2, 0, 17 },
|
||||
Package(){0x0007FFFF, 3, 0, 18 },
|
||||
|
||||
/* SB devices in APIC mode */
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */
|
||||
Package(){0x0014FFFF, 0, 0, 16 },
|
||||
Package(){0x0014FFFF, 1, 0, 17 },
|
||||
Package(){0x0014FFFF, 2, 0, 18 },
|
||||
Package(){0x0014FFFF, 3, 0, 19 },
|
||||
/* Bus 0, Dev 18,19,22 - USB: OHCI,EHCI*/
|
||||
Package(){0x0012FFFF, 0, 0, 18 },
|
||||
Package(){0x0012FFFF, 1, 0, 17 },
|
||||
Package(){0x0013FFFF, 0, 0, 18 },
|
||||
Package(){0x0013FFFF, 1, 0, 17 },
|
||||
Package(){0x0016FFFF, 0, 0, 18 },
|
||||
Package(){0x0016FFFF, 1, 0, 17 },
|
||||
Package(){0x0010FFFF, 0, 0, 18 },
|
||||
Package(){0x0010FFFF, 1, 0, 17 },
|
||||
/* Bus 0, Dev 17 - SATA controller #2 */
|
||||
Package(){0x0011FFFF, 0, 0, 19 },
|
||||
/* Bus 0, Dev 21 - PCIe Bridge for x1 PCIe Slot */
|
||||
Package(){0x0015FFFF, 0, 0, 16 },
|
||||
Package(){0x0015FFFF, 1, 0, 17 },
|
||||
Package(){0x0015FFFF, 2, 0, 18 },
|
||||
Package(){0x0015FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PS2, Package(){
|
||||
/* For Device(PBR2) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTC, 0 },
|
||||
Package(){0x0000FFFF, 1, INTD, 0 },
|
||||
Package(){0x0000FFFF, 2, INTA, 0 },
|
||||
Package(){0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
|
||||
Name(APS2, Package(){
|
||||
/* For Device(PBR2) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 18 },
|
||||
Package(){0x0000FFFF, 1, 0, 19 },
|
||||
Package(){0x0000FFFF, 2, 0, 16 },
|
||||
Package(){0x0000FFFF, 3, 0, 17 },
|
||||
})
|
||||
|
||||
Name(PS3, Package(){
|
||||
/* For Device(PBR3) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
|
||||
Name(APS3, Package(){
|
||||
/* For Device(PBR3) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 19 },
|
||||
Package(){0x0000FFFF, 1, 0, 16 },
|
||||
Package(){0x0000FFFF, 2, 0, 17 },
|
||||
Package(){0x0000FFFF, 3, 0, 18 },
|
||||
})
|
||||
|
||||
Name(PS4, Package(){
|
||||
/* For Device(PBR4) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APS4, Package(){
|
||||
/* For Device(PBR4) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 16 },
|
||||
Package(){0x0000FFFF, 1, 0, 17 },
|
||||
Package(){0x0000FFFF, 2, 0, 18 },
|
||||
Package(){0x0000FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PS5, Package(){
|
||||
/* For Device(PBR5) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTB, 0 },
|
||||
Package(){0x0000FFFF, 1, INTC, 0 },
|
||||
Package(){0x0000FFFF, 2, INTD, 0 },
|
||||
Package(){0x0000FFFF, 3, INTA, 0 },
|
||||
})
|
||||
|
||||
Name(APS5, Package(){
|
||||
/* For Device(PBR5) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 17 },
|
||||
Package(){0x0000FFFF, 1, 0, 18 },
|
||||
Package(){0x0000FFFF, 2, 0, 19 },
|
||||
Package(){0x0000FFFF, 3, 0, 16 },
|
||||
})
|
||||
|
||||
Name(PS6, Package(){
|
||||
/* For Device(PBR6) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTC, 0 },
|
||||
Package(){0x0000FFFF, 1, INTD, 0 },
|
||||
Package(){0x0000FFFF, 2, INTA, 0 },
|
||||
Package(){0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
|
||||
Name(APS6, Package(){
|
||||
/* For Device(PBR6) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 18 },
|
||||
Package(){0x0000FFFF, 1, 0, 19 },
|
||||
Package(){0x0000FFFF, 2, 0, 16 },
|
||||
Package(){0x0000FFFF, 3, 0, 17 },
|
||||
})
|
||||
|
||||
Name(PS7, Package(){
|
||||
/* For Device(PBR7) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
|
||||
Name(APS7, Package(){
|
||||
/* For Device(PBR7) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 19 },
|
||||
Package(){0x0000FFFF, 1, 0, 16 },
|
||||
Package(){0x0000FFFF, 2, 0, 17 },
|
||||
Package(){0x0000FFFF, 3, 0, 18 },
|
||||
})
|
||||
|
||||
Name(PE0, Package(){
|
||||
/* For Device(PE20) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APE0, Package(){
|
||||
/* For Device(PE20) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 16 },
|
||||
Package(){0x0000FFFF, 1, 0, 17 },
|
||||
Package(){0x0000FFFF, 2, 0, 18 },
|
||||
Package(){0x0000FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PE1, Package(){
|
||||
/* For Device(PE21) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTB, 0 },
|
||||
Package(){0x0000FFFF, 1, INTC, 0 },
|
||||
Package(){0x0000FFFF, 2, INTD, 0 },
|
||||
Package(){0x0000FFFF, 3, INTA, 0 },
|
||||
})
|
||||
|
||||
Name(APE1, Package(){
|
||||
/* For Device(PE21) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 17 },
|
||||
Package(){0x0000FFFF, 1, 0, 18 },
|
||||
Package(){0x0000FFFF, 2, 0, 19 },
|
||||
Package(){0x0000FFFF, 3, 0, 16 },
|
||||
})
|
||||
|
||||
Name(PE2, Package(){
|
||||
/* For Device(PE22) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTC, 0 },
|
||||
Package(){0x0000FFFF, 1, INTD, 0 },
|
||||
Package(){0x0000FFFF, 2, INTA, 0 },
|
||||
Package(){0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
|
||||
Name(APE2, Package(){
|
||||
/* For Device(PE22) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 18 },
|
||||
Package(){0x0000FFFF, 1, 0, 19 },
|
||||
Package(){0x0000FFFF, 2, 0, 16 },
|
||||
Package(){0x0000FFFF, 3, 0, 17 },
|
||||
})
|
||||
|
||||
Name(PE3, Package(){
|
||||
/* For Device(PE23) PIC mode*/
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
|
||||
Name(APE3, Package(){
|
||||
/* For Device(PE23) APIC mode*/
|
||||
Package(){0x0000FFFF, 0, 0, 19 },
|
||||
Package(){0x0000FFFF, 1, 0, 16 },
|
||||
Package(){0x0000FFFF, 2, 0, 17 },
|
||||
Package(){0x0000FFFF, 3, 0, 18 },
|
||||
})
|
||||
}
|
@@ -1,145 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(SATA) {
|
||||
Name(_ADR, 0x00110000)
|
||||
#include "sata.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
Name(STTM, Buffer(20) {
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x1f, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
/* Start by clearing the PhyRdyChg bits */
|
||||
Method(_INI) {
|
||||
\_GPE._L1F()
|
||||
}
|
||||
|
||||
Device(PMRY)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(PMST) {
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P0IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
}/* end of PMST */
|
||||
|
||||
Device(PSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P1IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of PSLA */
|
||||
} /* end of PMRY */
|
||||
|
||||
|
||||
Device(SEDY)
|
||||
{
|
||||
Name(_ADR, 1) /* IDE Scondary Channel */
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(SMST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P2IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SMST */
|
||||
|
||||
Device(SSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P3IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SSLA */
|
||||
} /* end of SEDY */
|
||||
|
||||
/* SATA Hot Plug Support */
|
||||
Scope(\_GPE) {
|
||||
Method(_L1F,0x0,NotSerialized) {
|
||||
if (\_SB.P0PR) {
|
||||
if (LGreater(\_SB.P0IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P0PR)
|
||||
}
|
||||
|
||||
if (\_SB.P1PR) {
|
||||
if (LGreater(\_SB.P1IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P1PR)
|
||||
}
|
||||
|
||||
if (\_SB.P2PR) {
|
||||
if (LGreater(\_SB.P2IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P2PR)
|
||||
}
|
||||
|
||||
if (\_SB.P3PR) {
|
||||
if (LGreater(\_SB.P3IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P3PR)
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,88 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <string.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/acpigen.h>
|
||||
#include <arch/ioapic.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/pci.h>
|
||||
#include <device/pci_ids.h>
|
||||
|
||||
|
||||
unsigned long acpi_fill_madt(unsigned long current)
|
||||
{
|
||||
device_t dev;
|
||||
u32 dword;
|
||||
u32 gsi_base = 0;
|
||||
u32 apicid_sb700;
|
||||
u32 apicid_rd890;
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sb700 = 0x0;
|
||||
else
|
||||
apicid_sb700 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_rd890 = apicid_sb700 + 1;
|
||||
|
||||
/* create all subtables for processors */
|
||||
current = acpi_create_madt_lapics(current);
|
||||
|
||||
/* Write sb700 IOAPIC, only one */
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sb700,
|
||||
IO_APIC_ADDR,
|
||||
0
|
||||
);
|
||||
|
||||
/* IOAPIC on rs5690 */
|
||||
gsi_base += IO_APIC_INTERRUPTS; /* sb700 has 24 IOAPIC entries. */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = pci_read_config32(dev, 0xFC) & 0xfffffff0;
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_rd890,
|
||||
dword,
|
||||
gsi_base
|
||||
);
|
||||
}
|
||||
|
||||
current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) current,
|
||||
0, //BUS
|
||||
0, //SOURCE
|
||||
2, //gsirq
|
||||
0 //flags
|
||||
);
|
||||
|
||||
/* 0: mean bus 0--->ISA */
|
||||
/* 0: PIC 0 */
|
||||
/* 2: APIC 2 */
|
||||
/* 5 mean: 0101 --> Edge-triggered, Active high */
|
||||
|
||||
/* create all subtables for processors */
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 0, 5, 1);
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 1, 5, 1);
|
||||
/* 1: LINT1 connect to NMI */
|
||||
|
||||
return current;
|
||||
}
|
@@ -1 +0,0 @@
|
||||
Category: eval
|
@@ -1,381 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* AMD User options selection for a Sabine/Lynx platform solution system
|
||||
*
|
||||
* This file is placed in the user's platform directory and contains the
|
||||
* build option selections desired for that platform.
|
||||
*
|
||||
*/
|
||||
#include <stdlib.h>
|
||||
#include "AGESA.h"
|
||||
//#define OPTION_HW_DQS_REC_EN_TRAINING TRUE
|
||||
/* AGESA will check the OEM configuration during preprocessing stage,
|
||||
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined
|
||||
*/
|
||||
/* MEMORY_BUS_SPEED */
|
||||
#define DDR400_FREQUENCY 200 ///< DDR 400
|
||||
#define DDR533_FREQUENCY 266 ///< DDR 533
|
||||
#define DDR667_FREQUENCY 333 ///< DDR 667
|
||||
#define DDR800_FREQUENCY 400 ///< DDR 800
|
||||
#define DDR1066_FREQUENCY 533 ///< DDR 1066
|
||||
#define DDR1333_FREQUENCY 667 ///< DDR 1333
|
||||
#define DDR1600_FREQUENCY 800 ///< DDR 1600
|
||||
#define DDR1866_FREQUENCY 933 ///< DDR 1866
|
||||
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
|
||||
|
||||
/* QUANDRANK_TYPE */
|
||||
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM
|
||||
#define QUADRANK_UNBUFFERED 1 ///< Quadrank unbuffered DIMM
|
||||
|
||||
/* USER_MEMORY_TIMING_MODE */
|
||||
#define TIMING_MODE_AUTO 0 ///< Use best rate possible
|
||||
#define TIMING_MODE_LIMITED 1 ///< Set user top limit
|
||||
#define TIMING_MODE_SPECIFIC 2 ///< Set user specified speed
|
||||
|
||||
/* POWER_DOWN_MODE */
|
||||
#define POWER_DOWN_BY_CHANNEL 0 ///< Channel power down mode
|
||||
#define POWER_DOWN_BY_CHIP_SELECT 1 ///< Chip select power down mode
|
||||
|
||||
/* Select the CPU family. */
|
||||
|
||||
|
||||
/* Select the CPU socket type. */
|
||||
#define INSTALL_G34_SOCKET_SUPPORT TRUE
|
||||
#define INSTALL_C32_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_S1G3_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_S1G4_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_ASB2_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_FS1_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_FM1_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_FP1_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_FT1_SOCKET_SUPPORT FALSE
|
||||
#define INSTALL_AM3_SOCKET_SUPPORT FALSE
|
||||
|
||||
/*
|
||||
* Agesa optional capabilities selection.
|
||||
* Uncomment and mark FALSE those features you wish to include in the build.
|
||||
* Comment out or mark TRUE those features you want to REMOVE from the build.
|
||||
*/
|
||||
|
||||
/* User makes option selections here
|
||||
* Comment out the items wanted to be included in the build.
|
||||
* Uncomment those items you with to REMOVE from the build.
|
||||
*/
|
||||
//#define BLDOPT_REMOVE_UDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_RDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ECC_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_BANK_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_DCT_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_NODE_INTERLEAVE TRUE
|
||||
#define BLDOPT_REMOVE_PARALLEL_TRAINING TRUE
|
||||
//#define BLDOPT_REMOVE_ONLINE_SPARE_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_DDR3_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_MULTISOCKET_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ACPI_PSTATES TRUE
|
||||
//#define BLDOPT_REMOVE_SRAT TRUE
|
||||
//#define BLDOPT_REMOVE_SLIT TRUE
|
||||
#define BLDOPT_REMOVE_WHEA TRUE
|
||||
//#define BLDOPT_REMOVE_DMI TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES FALSE
|
||||
//#define BLDOPT_REMOVE_FAMILY_15_SUPPORT TRUE
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 120000
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 0
|
||||
#define BLDCFG_PLAT_NUM_IO_APICS 2
|
||||
#define BLDCFG_CORE_LEVELING_MODE CORE_LEVEL_LOWEST
|
||||
#define BLDCFG_MEM_INIT_PSTATE 0
|
||||
#define BLDCFG_AMD_PSTATE_CAP_VALUE 0
|
||||
|
||||
#define BLDCFG_AMD_PLATFORM_TYPE AMD_PLATFORM_SERVER
|
||||
|
||||
#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT DDR1600_FREQUENCY
|
||||
#define BLDCFG_MEMORY_MODE_UNGANGED TRUE
|
||||
#define BLDCFG_MEMORY_QUAD_RANK_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_QUADRANK_TYPE QUADRANK_REGISTERED
|
||||
#define BLDCFG_MEMORY_RDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_UDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_SODIMM_CAPABLE FALSE
|
||||
#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING TRUE
|
||||
#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING TRUE
|
||||
#define BLDCFG_MEMORY_POWER_DOWN TRUE
|
||||
#define BLDCFG_POWER_DOWN_MODE POWER_DOWN_BY_CHIP_SELECT //FALSE
|
||||
#define BLDCFG_ONLINE_SPARE TRUE
|
||||
#define BLDCFG_MEMORY_PARITY_ENABLE TRUE
|
||||
#define BLDCFG_BANK_SWIZZLE TRUE
|
||||
#define BLDCFG_TIMING_MODE_SELECT TIMING_MODE_AUTO
|
||||
#define BLDCFG_MEMORY_CLOCK_SELECT DDR800_FREQUENCY
|
||||
#define BLDCFG_DQS_TRAINING_CONTROL TRUE
|
||||
#define BLDCFG_IGNORE_SPD_CHECKSUM FALSE
|
||||
#define BLDCFG_USE_BURST_MODE FALSE
|
||||
#define BLDCFG_MEMORY_ALL_CLOCKS_ON TRUE
|
||||
#define BLDCFG_ENABLE_ECC_FEATURE TRUE
|
||||
#define BLDCFG_ECC_REDIRECTION TRUE
|
||||
#define BLDCFG_SCRUB_IC_RATE 0
|
||||
#define BLDCFG_ECC_SYNC_FLOOD TRUE
|
||||
#define BLDCFG_ECC_SYMBOL_SIZE 0
|
||||
#define BLDCFG_1GB_ALIGN FALSE
|
||||
#define BLDCFG_PLATFORM_C1E_MODE C1eModeMsgBased
|
||||
#define BLDCFG_PLATFORM_C1E_OPDATA 0x2000
|
||||
//#define BLDCFG_USE_ATM_MODE TRUE
|
||||
|
||||
#define BLDCFG_PLATFORM_CSTATE_MODE CStateModeC6
|
||||
#define BLDCFG_PLATFORM_CSTATE_IO_BASE_ADDRESS 0xCB0
|
||||
#define BLDCFG_PLATFORM_POWER_POLICY_MODE Performance //BatteryLife
|
||||
//#define BLDCFG_PLATFORM_CSTATE_MODE CStateModeMsgBasedC1e
|
||||
//#define BLDCFG_PLATFORM_CSTATE_OPDATA 0x2000
|
||||
|
||||
//#define IDSOPT_IDS_ENABLED TRUE
|
||||
#define BLDCFG_REMOVE_ACPI_PSTATES_PPC TRUE
|
||||
#define BLDOPT_REMOVE_LOW_PWR_PSTATE_FOR_PROCHOT TRUE
|
||||
#define BLDCFG_PSTATE_HPC_MODE FALSE
|
||||
|
||||
#define BLDCFG_HTDEVICE_CAPABILITIES_OVERRIDE_LIST &MaranelloOverrideDevCap
|
||||
/* Process the options...
|
||||
* This file include MUST occur AFTER the user option selection settings
|
||||
*/
|
||||
|
||||
|
||||
/*****************************************************************************
|
||||
* Define the RELEASE VERSION string
|
||||
*
|
||||
* The Release Version string should identify the next planned release.
|
||||
* When a branch is made in preparation for a release, the release manager
|
||||
* should change/confirm that the branch version of this file contains the
|
||||
* string matching the desired version for the release. The trunk version of
|
||||
* the file should always contain a trailing 'X'. This will make sure that a
|
||||
* development build from trunk will not be confused for a released version.
|
||||
* The release manager will need to remove the trailing 'X' and update the
|
||||
* version string as appropriate for the release. The trunk copy of this file
|
||||
* should also be updated/incremented for the next expected version, + trailing 'X'
|
||||
****************************************************************************/
|
||||
// This is the delivery package title, "MarG34PI"
|
||||
// This string MUST be exactly 8 characters long
|
||||
#define AGESA_PACKAGE_STRING {'O', 'r', 'o', 'c', 'h', 'i', 'P', 'I'}
|
||||
|
||||
// This is the release version number of the AGESA component
|
||||
// This string MUST be exactly 12 characters long
|
||||
#define AGESA_VERSION_STRING {'V', '0', '.', '0', '.', '9', '.', '0', ' ', ' ', ' ', ' '}
|
||||
|
||||
// The Maranello solution is defined to be families 0x10 and 0x15 models 0x0 - 0xF in the G34 socket.
|
||||
#define INSTALL_G34_SOCKET_SUPPORT TRUE
|
||||
#define INSTALL_FAMILY_10_SUPPORT TRUE
|
||||
#define INSTALL_FAMILY_15_MODEL_0x_SUPPORT TRUE
|
||||
|
||||
#ifdef BLDOPT_REMOVE_FAMILY_10_SUPPORT
|
||||
#if BLDOPT_REMOVE_FAMILY_10_SUPPORT == TRUE
|
||||
#undef INSTALL_FAMILY_10_SUPPORT
|
||||
#define INSTALL_FAMILY_10_SUPPORT FALSE
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifdef BLDOPT_REMOVE_FAMILY_15_SUPPORT
|
||||
#if BLDOPT_REMOVE_FAMILY_15_SUPPORT == TRUE
|
||||
#undef INSTALL_FAMILY_15_MODEL_0x_SUPPORT
|
||||
#define INSTALL_FAMILY_15_MODEL_0x_SUPPORT FALSE
|
||||
#endif
|
||||
#endif
|
||||
|
||||
// The following definitions specify the default values for various parameters in which there are
|
||||
// no clearly defined defaults to be used in the common file. The values below are based on product
|
||||
// and BKDG content, please consult the AGESA Memory team for consultation.
|
||||
#define DFLT_SCRUB_DRAM_RATE (0xFF)
|
||||
#define DFLT_SCRUB_L2_RATE (0x10)
|
||||
#define DFLT_SCRUB_L3_RATE (0x10)
|
||||
#define DFLT_SCRUB_IC_RATE (0)
|
||||
#define DFLT_SCRUB_DC_RATE (0x12)
|
||||
#define DFLT_MEMORY_QUADRANK_TYPE QUADRANK_REGISTERED
|
||||
#define DFLT_VRM_SLEW_RATE (2500)
|
||||
|
||||
/* Process the options...
|
||||
* This file include MUST occur
|
||||
AFTER the user option selection settings
|
||||
*/
|
||||
CONST MANUAL_BUID_SWAP_LIST ROMDATA MaranelloManualBuidSwapList[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
{ //BUID Swap List
|
||||
{ //BUID Swaps
|
||||
/* Each Non-coherent chain may have a list of device swaps,
|
||||
* Each item specify a device will be swap from its current id to a new one
|
||||
*/
|
||||
/* FromID 0x00 is the chain with the southbridge */
|
||||
/* 'Move' device zero to device zero, All others are non applicable */
|
||||
{0x00, 0x00}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
},
|
||||
|
||||
{ //The ordered final BUIDs
|
||||
/* Specify the final BUID to be zero, All others are non applicable */
|
||||
0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
}
|
||||
}
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define BLDCFG_BUID_SWAP_LIST &MaranelloManualBuidSwapList
|
||||
|
||||
// And another platform specific one ...
|
||||
//CONST CPU_TO_CPU_PCB_LIMITS ROMDATA MaranelloCpuToCpuLimitList[2] =
|
||||
//{
|
||||
// HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
// HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M,
|
||||
// HT_LIST_TERMINAL
|
||||
//};
|
||||
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA MaranelloCpuToCpuLimitList[] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 3.2GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_2600M,
|
||||
},
|
||||
|
||||
{
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_INTERNAL_LINK, HT_LIST_MATCH_ANY, HT_LIST_MATCH_INTERNAL_LINK,
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_2600M,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define BLDCFG_HTFABRIC_LIMITS_LIST &MaranelloCpuToCpuLimitList
|
||||
|
||||
// A performance-per-watt optimization.
|
||||
CONST SKIP_REGANG ROMDATA PerfPerWatt[] = {
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, POWERED_OFF },
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_INTERNAL_LINK, HT_LIST_MATCH_ANY, HT_LIST_MATCH_INTERNAL_LINK, POWERED_OFF },
|
||||
{ HT_LIST_TERMINAL }
|
||||
};
|
||||
|
||||
// uncomment the line below to make Perf-per-watt enabled by default.
|
||||
#define BLDCFG_LINK_SKIP_REGANG_LIST &PerfPerWatt
|
||||
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA MaranelloIoLimitList[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set upstream and downstream links to 16 bit widths, and limit frequencies to 3.2GHz */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_2600M, //Actually IO hub only support 2600M MAX
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define BLDCFG_HTCHAIN_LIMITS_LIST &MaranelloIoLimitList
|
||||
|
||||
CONST SYSTEM_PHYSICAL_SOCKET_MAP ROMDATA DinarPhysicalSocketMap[] =
|
||||
{
|
||||
// Source Socket, Link (4-7 are sublink 1), Target Socket
|
||||
{0, 0, 1},
|
||||
{0, 1, 1},
|
||||
{0, 3, 1},
|
||||
{0, 4, 1},
|
||||
{0, 5, 1},
|
||||
{0, 7, 1},
|
||||
};
|
||||
|
||||
#define BLDCFG_SYSTEM_PHYSICAL_SOCKET_MAP &DinarPhysicalSocketMap
|
||||
|
||||
/*
|
||||
* PCI Bus numbers for Drachma/Peso board
|
||||
*/
|
||||
CONST OVERRIDE_BUS_NUMBERS ROMDATA MaranelloOverrideBusNumbers[5] =
|
||||
{
|
||||
// Socket, Link, SecBus, SubBus
|
||||
{ 0, 2, 0x00, 0xBF }, // RD890 of Dinar
|
||||
{ 1, 0, 0xC0, 0xFF }, // HTX
|
||||
{ (HT_LIST_TERMINAL) }
|
||||
};
|
||||
|
||||
#define BLDCFG_BUS_NUMBERS_LIST &MaranelloOverrideBusNumbers
|
||||
|
||||
CONST CPU_HT_DEEMPHASIS_LEVEL ROMDATA DinarDeemphasisList[] =
|
||||
{
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_200M, HT_FREQUENCY_1800M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2000M, HT_FREQUENCY_2600M, DeemphasisLevelMinus3, DcvLevelMinus3},
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2800M, HT_FREQUENCY_MAX, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{ (0xFF) }
|
||||
};
|
||||
|
||||
#define BLDCFG_PLATFORM_DEEMPHASIS_LIST DinarDeemphasisList
|
||||
/*
|
||||
CONST SKIP_REGANG ROMDATA DinarSkipRegangMap[] =
|
||||
{
|
||||
// {socketA, linkA, socketB, linkB}
|
||||
{0, 0, 1, 1},
|
||||
};
|
||||
|
||||
#define BLDCFG_LINK_SKIP_REGANG_LIST &DinarSkipRegangMap
|
||||
*/
|
||||
|
||||
/*
|
||||
* Device Capabilities Override for disabling ID Clumping
|
||||
*/
|
||||
CONST DEVICE_CAP_OVERRIDE ROMDATA MaranelloOverrideDevCap[2] =
|
||||
{
|
||||
{ HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
0, 0, HT_LIST_MATCH_ANY, {0, 0, 0, 0, 0, 1, 0}, 0, 0, 0, 0, 0 },
|
||||
{ (HT_LIST_TERMINAL) }
|
||||
};
|
||||
|
||||
#define BLDCFG_HTDEVICE_CAPABILITIES_OVERRIDE_LIST &MaranelloOverrideDevCap
|
||||
|
||||
|
||||
#include "cpuRegisters.h"
|
||||
#include "cpuFamRegisters.h"
|
||||
#include "cpuFamilyTranslation.h"
|
||||
#include "AdvancedApi.h"
|
||||
#include "heapManager.h"
|
||||
#include "CreateStruct.h"
|
||||
#include "cpuFeatures.h"
|
||||
#include "Table.h"
|
||||
#include "cpuEarlyInit.h"
|
||||
#include "cpuLateInit.h"
|
||||
#include "GnbInterfaceStub.h"
|
||||
#include <PlatformInstall.h>
|
@@ -1,68 +0,0 @@
|
||||
#*****************************************************************************
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#*****************************************************************************
|
||||
|
||||
entries
|
||||
|
||||
0 384 r 0 reserved_memory
|
||||
384 1 e 4 boot_option
|
||||
388 4 h 0 reboot_counter
|
||||
#392 3 r 0 unused
|
||||
395 1 e 1 hw_scrubber
|
||||
396 1 e 1 interleave_chip_selects
|
||||
397 2 e 8 max_mem_clock
|
||||
399 1 e 2 multi_core
|
||||
400 1 e 1 power_on_after_fail
|
||||
412 4 e 6 debug_level
|
||||
440 4 e 9 slow_cpu
|
||||
444 1 e 1 nmi
|
||||
445 1 e 1 iommu
|
||||
456 1 e 1 ECC_memory
|
||||
728 256 h 0 user_data
|
||||
984 16 h 0 check_sum
|
||||
# Reserve the extended AMD configuration registers
|
||||
1000 24 r 0 amd_reserved
|
||||
|
||||
|
||||
|
||||
enumerations
|
||||
|
||||
#ID value text
|
||||
1 0 Disable
|
||||
1 1 Enable
|
||||
2 0 Enable
|
||||
2 1 Disable
|
||||
4 0 Fallback
|
||||
4 1 Normal
|
||||
6 6 Notice
|
||||
6 7 Info
|
||||
6 8 Debug
|
||||
6 9 Spew
|
||||
8 0 400Mhz
|
||||
8 1 333Mhz
|
||||
8 2 266Mhz
|
||||
8 3 200Mhz
|
||||
9 0 off
|
||||
9 1 87.5%
|
||||
9 2 75.0%
|
||||
9 3 62.5%
|
||||
9 4 50.0%
|
||||
9 5 37.5%
|
||||
9 6 25.0%
|
||||
9 7 12.5%
|
||||
|
||||
checksums
|
||||
|
||||
checksum 392 983 984
|
@@ -1,104 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
chip northbridge/amd/agesa/family15/root_complex
|
||||
device cpu_cluster 0 on
|
||||
chip cpu/amd/agesa/family15
|
||||
device lapic 0x20 on end
|
||||
end
|
||||
end
|
||||
device domain 0 on
|
||||
subsystemid 0x1022 0x1705 inherit
|
||||
chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
device pci 18.0 on # Put IO-HUB at link_num 0, Instead of HT Link topology to satisfy both f10 and f15 CPUs
|
||||
chip northbridge/amd/cimx/rd890 # North Bridge PCI side of HT Root complex
|
||||
device pci 0.0 on end # HT Root Complex
|
||||
device pci 0.1 off end # CLKCONFIG
|
||||
device pci 2.0 on end # GPP1 Port0
|
||||
device pci 3.0 off end # GPP1 Port1
|
||||
device pci 4.0 off end # GPP3a Port0
|
||||
device pci 5.0 off end # GPP3a Port1
|
||||
device pci 6.0 off end # GPP3a Port2
|
||||
device pci 7.0 off end # GPP3a Port3
|
||||
device pci 8.0 off end # NB/SB Link P2P bridge, should be hidden at boot time
|
||||
device pci 9.0 off end # GPP3a Port4
|
||||
device pci a.0 off end # GPP3a Port5
|
||||
device pci b.0 off end # GPP2 Port0 (Not for sr5650)
|
||||
device pci c.0 off end # GPP2 Port1 (Not for sr5650/sr5670)
|
||||
device pci d.0 on end # GPP3b Port0 (Not for sr5650/sr5670) 0x5A1E, Intel 82576
|
||||
register "gpp1_configuration" = "0" # Configuration 16:0 default
|
||||
register "gpp2_configuration" = "1" # Configuration 8:8
|
||||
register "gpp3a_configuration" = "2" # 2 Configuration 4:1:1:0:0:0, 11 Configuration 1:1:1:1:1:1
|
||||
register "port_enable" = "0x2104"
|
||||
end # northbridge/amd/cimx/rd890
|
||||
chip southbridge/amd/cimx/sb700 # it is under NB/SB Link, but on the same pri bus
|
||||
device pci 11.0 on end # SATA
|
||||
device pci 12.0 on end # USB1
|
||||
device pci 12.1 on end # USB1
|
||||
device pci 12.2 on end # USB1
|
||||
device pci 13.0 on end # USB2
|
||||
device pci 13.1 on end # USB2
|
||||
device pci 13.2 on end # USB2
|
||||
device pci 14.0 on # SM
|
||||
end # SM
|
||||
device pci 14.1 off end # IDE 0x439c
|
||||
device pci 14.2 off end # HDA 0x4383
|
||||
device pci 14.3 on # LPC
|
||||
chip superio/smsc/sch4037 # SIO SMSC SCH4037
|
||||
device pnp 2e.0 on # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
irq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.3 on # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
irq 0x74 = 4
|
||||
end
|
||||
device pnp 2e.4 on # COM1
|
||||
io 0x60 = 0x3f8
|
||||
irq 0x70 = 4
|
||||
end
|
||||
device pnp 2e.5 on # COM2 / IR
|
||||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.7 on # PS/2 keyboard / mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1 # PS/2 keyboard interrupt
|
||||
irq 0x72 = 12 # PS/2 mouse interrupt
|
||||
end
|
||||
end #SIO SMSC SCH4037
|
||||
end #LPC
|
||||
device pci 14.4 on end # PCI bridge, 0x4384
|
||||
device pci 14.5 on end # USB 3
|
||||
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
||||
end #southbridge/amd/cimx/sb700
|
||||
end # device pci 18.0
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
device pci 18.5 on end
|
||||
|
||||
register "spdAddrLookup" = "
|
||||
{
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 0 - Channel 0-3
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 1 - Channel 0-3
|
||||
}"
|
||||
end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
end #domain
|
||||
end #northbridge/amd/agesa/family15/root_complex
|
File diff suppressed because it is too large
Load Diff
@@ -1,177 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* ACPI - create the Fixed ACPI Description Tables (FADT)
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/device.h>
|
||||
#include "Platform.h" /*sb700 platform header*/
|
||||
|
||||
#ifndef ACPI_BLK_BASE
|
||||
#define ACPI_BLK_BASE PM1_EVT_BLK_ADDRESS
|
||||
#endif
|
||||
void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
|
||||
{
|
||||
acpi_header_t *header = &(fadt->header);
|
||||
|
||||
printk(BIOS_DEBUG, "ACPI_BLK_BASE: 0x%04x\n", ACPI_BLK_BASE);
|
||||
/* Prepare the header */
|
||||
memset((void *)fadt, 0, sizeof(acpi_fadt_t));
|
||||
memcpy(header->signature, "FACP", 4);
|
||||
header->length = 244;
|
||||
header->revision = 1;
|
||||
memcpy(header->oem_id, OEM_ID, 6);
|
||||
memcpy(header->oem_table_id, ACPI_TABLE_CREATOR, 8);
|
||||
memcpy(header->asl_compiler_id, ASLC, 4);
|
||||
header->asl_compiler_revision = 0;
|
||||
|
||||
if ((uintptr_t)facs > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: FACS lives above 4G\n");
|
||||
else
|
||||
fadt->firmware_ctrl = (uintptr_t)facs;
|
||||
|
||||
if ((uintptr_t)dsdt > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: DSDT lives above 4G\n");
|
||||
else
|
||||
fadt->dsdt = (uintptr_t)dsdt;
|
||||
|
||||
/* 3 = Workstation, 4 = Enterprise Server, 7 = Performance Server */
|
||||
fadt->preferred_pm_profile = 0x03;
|
||||
fadt->sci_int = 9;
|
||||
/* disable system management mode by setting to 0: */
|
||||
fadt->smi_cmd = 0;
|
||||
fadt->acpi_enable = 0xf0;
|
||||
fadt->acpi_disable = 0xf1;
|
||||
fadt->s4bios_req = 0x0;
|
||||
fadt->pstate_cnt = 0xe2;
|
||||
|
||||
/* RTC_En_En, TMR_En_En, GBL_EN_EN */
|
||||
outl(0x1, PM1_CNT_BLK_ADDRESS); /* set SCI_EN */
|
||||
fadt->pm1a_evt_blk = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->pm1b_evt_blk = 0x0000;
|
||||
fadt->pm1a_cnt_blk = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->pm1b_cnt_blk = 0x0000;
|
||||
fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->pm_tmr_blk = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->gpe0_blk = GPE0_BLK_ADDRESS;
|
||||
fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */
|
||||
|
||||
fadt->pm1_evt_len = 4;
|
||||
fadt->pm1_cnt_len = 2;
|
||||
fadt->pm2_cnt_len = 1;
|
||||
fadt->pm_tmr_len = 4;
|
||||
fadt->gpe0_blk_len = 8;
|
||||
fadt->gpe1_blk_len = 0;
|
||||
fadt->gpe1_base = 0;
|
||||
|
||||
fadt->cst_cnt = 0xe3;
|
||||
fadt->p_lvl2_lat = 101;
|
||||
fadt->p_lvl3_lat = 1001;
|
||||
fadt->flush_size = 0;
|
||||
fadt->flush_stride = 0;
|
||||
fadt->duty_offset = 1;
|
||||
fadt->duty_width = 3;
|
||||
fadt->day_alrm = 0; /* 0x7d these have to be */
|
||||
fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */
|
||||
fadt->century = 0; /* 0x7f to make rtc alrm work */
|
||||
fadt->iapc_boot_arch = 0x3; /* See table 5-11 */
|
||||
fadt->flags = 0x0001c1a5;/* 0x25; */
|
||||
|
||||
fadt->res2 = 0;
|
||||
|
||||
fadt->reset_reg.space_id = 1;
|
||||
fadt->reset_reg.bit_width = 8;
|
||||
fadt->reset_reg.bit_offset = 0;
|
||||
fadt->reset_reg.resv = 0;
|
||||
fadt->reset_reg.addrl = 0xcf9;
|
||||
fadt->reset_reg.addrh = 0x0;
|
||||
|
||||
fadt->reset_value = 6;
|
||||
fadt->x_firmware_ctl_l = ((uintptr_t)facs) & 0xffffffff;
|
||||
fadt->x_firmware_ctl_h = ((uint64_t)(uintptr_t)facs) >> 32;
|
||||
fadt->x_dsdt_l = ((uintptr_t)dsdt) & 0xffffffff;
|
||||
fadt->x_dsdt_h = ((uint64_t)(uintptr_t)dsdt) >> 32;
|
||||
|
||||
fadt->x_pm1a_evt_blk.space_id = 1;
|
||||
fadt->x_pm1a_evt_blk.bit_width = 32;
|
||||
fadt->x_pm1a_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_evt_blk.resv = 0;
|
||||
fadt->x_pm1a_evt_blk.addrl = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_evt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_evt_blk.space_id = 1;
|
||||
fadt->x_pm1b_evt_blk.bit_width = 4;
|
||||
fadt->x_pm1b_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_evt_blk.resv = 0;
|
||||
fadt->x_pm1b_evt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_evt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm1a_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1a_cnt_blk.bit_width = 16;
|
||||
fadt->x_pm1a_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_cnt_blk.resv = 0;
|
||||
fadt->x_pm1a_cnt_blk.addrl = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_cnt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1b_cnt_blk.bit_width = 2;
|
||||
fadt->x_pm1b_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_cnt_blk.resv = 0;
|
||||
fadt->x_pm1b_cnt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm2_cnt_blk.space_id = 1;
|
||||
fadt->x_pm2_cnt_blk.bit_width = 0;
|
||||
fadt->x_pm2_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm2_cnt_blk.resv = 0;
|
||||
fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm2_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm_tmr_blk.space_id = 1;
|
||||
fadt->x_pm_tmr_blk.bit_width = 32;
|
||||
fadt->x_pm_tmr_blk.bit_offset = 0;
|
||||
fadt->x_pm_tmr_blk.resv = 0;
|
||||
fadt->x_pm_tmr_blk.addrl = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->x_pm_tmr_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe0_blk.space_id = 1;
|
||||
fadt->x_gpe0_blk.bit_width = 32;
|
||||
fadt->x_gpe0_blk.bit_offset = 0;
|
||||
fadt->x_gpe0_blk.resv = 0;
|
||||
fadt->x_gpe0_blk.addrl = GPE0_BLK_ADDRESS;
|
||||
fadt->x_gpe0_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe1_blk.space_id = 1;
|
||||
fadt->x_gpe1_blk.bit_width = 0;
|
||||
fadt->x_gpe1_blk.bit_offset = 0;
|
||||
fadt->x_gpe1_blk.resv = 0;
|
||||
fadt->x_gpe1_blk.addrl = 0;
|
||||
fadt->x_gpe1_blk.addrh = 0x0;
|
||||
|
||||
header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t));
|
||||
|
||||
}
|
@@ -1,447 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "Hudson-2.h"
|
||||
#include "AmdSbLib.h"
|
||||
#include "gpio.h"
|
||||
|
||||
|
||||
#ifndef SB_GPIO_REG01
|
||||
#define SB_GPIO_REG01 1
|
||||
#endif
|
||||
|
||||
#ifndef SB_GPIO_REG07
|
||||
#define SB_GPIO_REG07 7
|
||||
#endif
|
||||
|
||||
#ifndef SB_GPIO_REG25
|
||||
#define SB_GPIO_REG25 25
|
||||
#endif
|
||||
|
||||
#ifndef SB_GPIO_REG26
|
||||
#define SB_GPIO_REG26 26
|
||||
#endif
|
||||
|
||||
#ifndef SB_GPIO_REG27
|
||||
#define SB_GPIO_REG27 27
|
||||
#endif
|
||||
|
||||
void gpioEarlyInit (void);
|
||||
|
||||
void
|
||||
gpioEarlyInit(
|
||||
void
|
||||
)
|
||||
{
|
||||
u8 Flags;
|
||||
u8 Data8 = 0;
|
||||
u8 StripInfo = 0;
|
||||
u8 BoardType = 1;
|
||||
u8 RegIndex8 = 0;
|
||||
u8 boardRevC = 0x2;
|
||||
u16 Data16 = 0;
|
||||
u32 Index = 0;
|
||||
u32 AcpiMmioAddr = 0;
|
||||
u32 GpioMmioAddr = 0;
|
||||
u32 IoMuxMmioAddr = 0;
|
||||
u32 MiscMmioAddr = 0;
|
||||
u32 SmiMmioAddr = 0;
|
||||
u32 andMask32 = 0;
|
||||
|
||||
// Enable HUDSON MMIO Base (AcpiMmioAddr)
|
||||
ReadPMIO (SB_PMIOA_REG24, AccWidthUint8, &Data8);
|
||||
Data8 |= BIT0;
|
||||
WritePMIO (SB_PMIOA_REG24, AccWidthUint8, &Data8);
|
||||
// Get HUDSON MMIO Base (AcpiMmioAddr)
|
||||
ReadPMIO (SB_PMIOA_REG24 + 3, AccWidthUint8, &Data8);
|
||||
Data16 = Data8 << 8;
|
||||
ReadPMIO (SB_PMIOA_REG24 + 2, AccWidthUint8, &Data8);
|
||||
Data16 |= Data8;
|
||||
AcpiMmioAddr = (u32)Data16 << 16;
|
||||
GpioMmioAddr = AcpiMmioAddr + GPIO_BASE;
|
||||
IoMuxMmioAddr = AcpiMmioAddr + IOMUX_BASE;
|
||||
MiscMmioAddr = AcpiMmioAddr + MISC_BASE;
|
||||
Data8 = Mmio8_G (MiscMmioAddr, SB_MISC_REG80);
|
||||
if ((Data8 & BIT4) == 0) {
|
||||
BoardType = 0; // external clock board
|
||||
}
|
||||
Data8 = Mmio8_G (GpioMmioAddr, GPIO_30);
|
||||
StripInfo = (Data8 & BIT7) >> 7;
|
||||
Data8 = Mmio8_G (GpioMmioAddr, GPIO_31);
|
||||
StripInfo |= (Data8 & BIT7) >> 6;
|
||||
if (StripInfo < boardRevC) { // for old board. Rev B
|
||||
Mmio8_And_Or (IoMuxMmioAddr, GPIO_111, 0x00, 3); // function 3
|
||||
Mmio8_And_Or (IoMuxMmioAddr, GPIO_113, 0x00, 0); // function 0
|
||||
}
|
||||
for (Index = 0; Index < MAX_GPIO_NO; Index++) {
|
||||
if (!(((Index >= GPIO_RSVD_ZONE0_S) && (Index <= GPIO_RSVD_ZONE0_E)) || ((Index >= GPIO_RSVD_ZONE1_S) && (Index <= GPIO_RSVD_ZONE1_E)))) {
|
||||
if ((StripInfo >= boardRevC) || ((Index != GPIO_111) && (Index != GPIO_113))) {
|
||||
// Configure multi-function
|
||||
Mmio8_And_Or (IoMuxMmioAddr, Index, 0x00, (gpio_table[Index].select & ~NonGpio));
|
||||
}
|
||||
// Configure GPIO
|
||||
if(!((gpio_table[Index].NonGpioGevent & NonGpio))) {
|
||||
Mmio8_And_Or (GpioMmioAddr, Index, 0xDF, gpio_table[Index].type);
|
||||
Mmio8_And_Or (GpioMmioAddr, Index, 0xA3, gpio_table[Index].value);
|
||||
}
|
||||
if (Index == GPIO_65) {
|
||||
if ( BoardType == 0 ) {
|
||||
Mmio8_And_Or (IoMuxMmioAddr, GPIO_65, 0x00, 3); // function 3
|
||||
}
|
||||
}
|
||||
}
|
||||
// Configure GEVENT
|
||||
if ((Index >= GEVENT_00) && (Index <= GEVENT_23) && ((gevent_table[Index - GEVENT_00].EventEnable))) {
|
||||
SmiMmioAddr = AcpiMmioAddr + SMI_BASE;
|
||||
|
||||
andMask32 = ~(1 << (Index - GEVENT_00));
|
||||
|
||||
//EventEnable: 0-Disable, 1-Enable
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_EVENT_ENABLE, andMask32, (gevent_table[Index - GEVENT_00].EventEnable << (Index - GEVENT_00)));
|
||||
|
||||
//SciTrig: 0-Falling Edge, 1-Rising Edge
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SCITRIG, andMask32, (gevent_table[Index - GEVENT_00].SciTrig << (Index - GEVENT_00)));
|
||||
|
||||
//SciLevl: 0-Edge trigger, 1-Level Trigger
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SCILEVEL, andMask32, (gevent_table[Index - GEVENT_00].SciLevl << (Index - GEVENT_00)));
|
||||
|
||||
//SmiSciEn: 0-Not send SMI, 1-Send SMI
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SMISCIEN, andMask32, (gevent_table[Index - GEVENT_00].SmiSciEn << (Index - GEVENT_00)));
|
||||
|
||||
//SciS0En: 0-Disable, 1-Enable
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SCIS0EN, andMask32, (gevent_table[Index - GEVENT_00].SciS0En << (Index - GEVENT_00)));
|
||||
|
||||
//SciMap: 00000b ~ 11111b
|
||||
RegIndex8=(u8)((Index - GEVENT_00) >> 2);
|
||||
Data8=(u8)(((Index - GEVENT_00) & 0x3) * 8);
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SCIMAP0+RegIndex8, ~(GEVENT_SCIMASK << Data8), (gevent_table[Index - GEVENT_00].SciMap << Data8));
|
||||
|
||||
//SmiTrig: 0-Active Low, 1-Active High
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SMITRIG, ~(gevent_table[Index - GEVENT_00].SmiTrig << (Index - GEVENT_00)), (gevent_table[Index - GEVENT_00].SmiTrig << (Index - GEVENT_00)));
|
||||
|
||||
//SmiControl: 0-Disable, 1-SMI, 2-NMI, 3-IRQ13
|
||||
RegIndex8=(u8)((Index - GEVENT_00) >> 4);
|
||||
Data8=(u8)(((Index - GEVENT_00) & 0xF) * 2);
|
||||
Mmio32_And_Or (SmiMmioAddr, SMIREG_SMICONTROL0+RegIndex8, ~(SMICONTROL_MASK << Data8), (gevent_table[Index - GEVENT_00].SmiControl << Data8));
|
||||
}
|
||||
}
|
||||
|
||||
//
|
||||
// config MXM
|
||||
// GPIO9: Input for MXM_PRESENT2#
|
||||
// GPIO10: Input for MXM_PRESENT1#
|
||||
// GPIO28: Input for MXM_PWRGD
|
||||
// GPIO35: Output for MXM Reset
|
||||
// GPIO45: Output for MXM Power Enable, active HIGH
|
||||
// GPIO55: Output for MXM_PWR_EN, 1 - Enable, 0 - Disable
|
||||
// GPIO32: Output for PCIE_SW, 1 - MXM, 0 - LASSO
|
||||
//
|
||||
// set INTE#/GPIO32 as GPO for PCIE_SW
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG32, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG32, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG32, AccWidthUint8, 0x23, BIT3+BIT6);
|
||||
|
||||
// set SATA_IS4#/FANOUT3/GPIO55 as GPO for MXM_PWR_EN
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG55, AccWidthUint8, 00, 0x2); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG55, AccWidthUint8, 0x03, 0); // GPO
|
||||
|
||||
// set AD9/GPIO9 as GPI for MXM_PRESENT2#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG09, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG09, AccWidthUint8, 0x03, BIT5); // GPI
|
||||
|
||||
// set AD10/GPIO10 as GPI for MXM_PRESENT1#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG10, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG10, AccWidthUint8, 0x03, BIT5); // GPI
|
||||
|
||||
// set GNT1#/GPIO44 as GPO for MXM Reset
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG44, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG44, AccWidthUint8, 0x03, 0); // GPO
|
||||
|
||||
// set GNT2#/SD_LED/GPO45 as GPO for MXM Power Enable
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG45, AccWidthUint8, 00, 0x2); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG45, AccWidthUint8, 0x03, 0); // GPO
|
||||
|
||||
// set AD28/GPIO28 as GPI for MXM_PWRGD
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG28, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG28, AccWidthUint8, 0x03, BIT5); // GPI
|
||||
|
||||
// set BIT3 = 1 (PULLUP disable), BIT4 = 0 (PULLDOWN Disable), BIT6 = 0 (Output LOW)
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG55, AccWidthUint8, 0x23, BIT3);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG09, AccWidthUint8, 0x23, BIT3);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG10, AccWidthUint8, 0x23, BIT3);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG44, AccWidthUint8, 0x23, BIT3);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG45, AccWidthUint8, 0x23, BIT3);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG28, AccWidthUint8, 0x23, BIT3);
|
||||
|
||||
//
|
||||
// [GPIO] STRP_DATA: 1->RS880M VCC_NB 1.0V. 0->RS880M VCC_NB 1.1V (Default).
|
||||
//
|
||||
//Fusion_Llano BLWriteNBMISC_Dword (ATI_MISC_REG42, (BLReadNBMISC_Dword (ATI_MISC_REG42) | BIT20));
|
||||
//Fusion_Llano BLWriteNBMISC_Dword (ATI_MISC_REG40, (BLReadNBMISC_Dword (ATI_MISC_REG40) & (~BIT20)));
|
||||
|
||||
// check if there any GFX card
|
||||
Flags = 0;
|
||||
// Value32 = MmPci32 (0, SB_ISA_BUS, SB_ISA_DEV, SB_ISA_FUNC, R_SB_ISA_GPIO_CONTROL);
|
||||
// Data8 = Mmio8 (GpioMmioAddr, SB_GPIO_REG09);
|
||||
ReadMEM (GpioMmioAddr + SB_GPIO_REG09, AccWidthUint8, &Data8);
|
||||
if (!(Data8 & BIT7))
|
||||
{
|
||||
//Data8 = Mmio8 (GpioMmioAddr, SB_GPIO_REG10);
|
||||
ReadMEM (GpioMmioAddr + SB_GPIO_REG10, AccWidthUint8, &Data8);
|
||||
if (!(Data8 & BIT7))
|
||||
{
|
||||
Flags = 1;
|
||||
}
|
||||
}
|
||||
if ( Flags )
|
||||
{
|
||||
// [GPIO] GPIO44: PE_GPIO0 MXM Reset set to 0 for reset, ENH164467
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG44, AccWidthUint8, 0xBF, 0);
|
||||
|
||||
// [GPIO] GPIO45: PE_GPIO1 MXM_POWER_ENABLE, SET HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG45, AccWidthUint8, 0xFF, BIT6);
|
||||
|
||||
//PeiStall (PeiServices, NULL, 100); //delay 100 ms (should be >1ms)
|
||||
SbStall (10000);
|
||||
|
||||
// Write the GPIO55(MXM_PWR_EN) to enable the integrated power module
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG55, AccWidthUint8, 0xFF, BIT6);
|
||||
|
||||
//PeiStall (PeiServices, NULL, 100); //delay 100 ms (should be >1ms)
|
||||
// WAIT POWER READY: GPIO28 (MXM_PWRGD)
|
||||
//while (!(Mmio8 (GpioMmioAddr, SB_GPIO_REG28) && BIT7)){}
|
||||
ReadMEM (GpioMmioAddr + SB_GPIO_REG28, AccWidthUint8, &Data8);
|
||||
while (!(Data8 & BIT7))
|
||||
{
|
||||
ReadMEM (GpioMmioAddr + SB_GPIO_REG28, AccWidthUint8, &Data8);
|
||||
}
|
||||
// [GPIO] GPIO44: PE_GPIO0 MXM Reset set to 1 for reset
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG44, AccWidthUint8, 0xBF, BIT6);
|
||||
}
|
||||
else
|
||||
{
|
||||
// Write the GPIO55(MXM_PWR_EN) to disable the integrated power module
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG55, AccWidthUint8, 0xBF, 0);
|
||||
|
||||
//PeiStall (PeiServices, NULL, 100); //delay 100 ms (should be >1ms)
|
||||
SbStall (10000);
|
||||
|
||||
// [GPIO] GPIO45: PE_GPIO1 MXM_POWER_ENABLE down
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG45, AccWidthUint8, 0xBF, 0);
|
||||
}
|
||||
|
||||
//
|
||||
// APU GPP0: On board LAN
|
||||
// GPIO25: PCIE_RST#_LAN, LOW active
|
||||
// GPIO63: LAN_CLKREQ#
|
||||
// GPIO197: LOM_POWER, HIGH Active
|
||||
// Clock: GPP_CLK3
|
||||
//
|
||||
// Set EC_PWM0/EC_TIMER0/GPIO197 as GPO for LOM_POWER
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG197, AccWidthUint8, 00, 0x2); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG197, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG197, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG197, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Setup AD25/GPIO25 as GPO for PCIE_RST#_LAN:
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG25, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG25, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG25, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG25, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
|
||||
// set CLK_REQ3#/SATA_IS1#/GPIO63 as CLK_REQ for LAN_CLKREQ#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG63, AccWidthUint8, 00, 0x0); // CLK_REQ3#
|
||||
RWMEM (MiscMmioAddr + SB_MISC_REG00+1, AccWidthUint8, 0x0F, 0xF0); // Enable GPP_CLK3
|
||||
|
||||
//
|
||||
// APU GPP1: WUSB
|
||||
// GPIO1: MPCIE_RST2#, LOW active
|
||||
// GPIO13: WU_DISABLE#, LOW active
|
||||
// GPIO177: MPICE_PD2, 1 - DISABLE, 0 - ENABLE (Default)
|
||||
//
|
||||
// Setup VIN2/SATA1_1/GPIO177 as GPO for MPCIE_PD2#: wireless disable
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG177, AccWidthUint8, 00, 0x2); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG177, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG177, AccWidthUint8, 0x03, 0); // output LOW
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG177, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Setup AD01/GPIO01 as GPO for MPCIE_RST2#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG01, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG01, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG01, AccWidthUint8, 0x03, BIT6); // output LOW
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG01, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Setup AD13/GPIO13 as GPO for WU_DISABLE#: disable WUSB
|
||||
// RWMEM (IoMuxMmioAddr + SB_GPIO_REG13, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG13, AccWidthUint8, 0x03, 0); // GPO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG13, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG13, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
//
|
||||
// APU GPP2: WWAN
|
||||
// GPIO0: MPCIE_RST1#, LOW active
|
||||
// GPIO14: WP_DISABLE#, LOW active
|
||||
// GPIO176: MPICE_PD1, 1 - DISABLE, 0 - ENABLE (Default)
|
||||
//
|
||||
// Set VIN1/GPIO176 as GPO for MPCIE_PD1# for wireless disable
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG176, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG176, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG176, AccWidthUint8, 0x03, 0); // output LOW
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG176, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Set AD00/GPIO00 as GPO for MPCIE_RST1#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG00, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG00, AccWidthUint8, 0x03, 0); // GPO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG00, AccWidthUint8, 0x03, BIT6); // output LOW
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG00, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Set AD14/GPIO14 as GPO for WP_DISABLE#: disable WWAN
|
||||
// RWMEM (IoMuxMmioAddr + SB_GPIO_REG14, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG14, AccWidthUint8, 0x03, 0); // GPO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG14, AccWidthUint8, 0x03, BIT6);
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG14, AccWidthUint8, 0x63, BIT3);
|
||||
|
||||
//
|
||||
// APU GPP3: 1394
|
||||
// GPIO59: Power control, HIGH active
|
||||
// GPIO27: PCIE_RST#_1394, LOW active
|
||||
// GPIO41: CLKREQ#
|
||||
// Clock: GPP_CLK8
|
||||
//
|
||||
// Setup SATA_IS5#/FANIN3/GPIO59 as GPO for 1394_ON:
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG59, AccWidthUint8, 00, 0x2); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// Setup AD27/GPIO27 as GPO for MPCIE_RST#_1394
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG27, AccWidthUint8, 00, 0x1); // GPIO
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
|
||||
// set REQ2#/CLK_REQ2#/GPIO41 as CLK_REQ#
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG41, AccWidthUint8, 00, 0x1); // CLK_REQ2#
|
||||
|
||||
// set AZ_SDIN3/GPIO170 as GPO for GPIO_GATE_C
|
||||
RWMEM (IoMuxMmioAddr + SB_GPIO_REG170, AccWidthUint8, 00, 0x1); // GPIO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0x03, 0); // GPO
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0x03, BIT6); // output HIGH
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0x63, BIT3); // pullup DISABLE
|
||||
// To fix glitch issue
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0xBF, 0); // set GPIO_GATE_C to LOW
|
||||
//
|
||||
// Enable/Disable OnBoard LAN
|
||||
//
|
||||
if (!CONFIG_ONBOARD_LAN)
|
||||
{ // 1 - DISABLED
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG197, AccWidthUint8, 0xBF, 0); // LOM_POWER off
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG25, AccWidthUint8, 0xBF, 0);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG63, AccWidthUint8, 0xFF, BIT3); // PULL UP - DISABLED
|
||||
RWMEM (MiscMmioAddr + SB_MISC_REG00+1, AccWidthUint8, 0x0F, 0); // Disable GPP_CLK3
|
||||
}
|
||||
// else
|
||||
// { // 0 - AUTO
|
||||
// // set BIT3 = 1 (PULLUP disable), BIT4 = 0 (PULLDOWN Disable)
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG197, AccWidthUint8, 0x23, BIT3);
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG25, AccWidthUint8, 0x23, BIT3);
|
||||
// }
|
||||
|
||||
|
||||
//
|
||||
// Enable/Disable 1394
|
||||
//
|
||||
if (!CONFIG_ONBOARD_1394)
|
||||
{ // 1 - DISABLED
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0xBF, 0); // set GPIO_GATE_C to LOW
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0xBF, 0); // 1394 power off
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0xBF, 0);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG41, AccWidthUint8, 0xFF, BIT3); // pullup DISABLE
|
||||
RWMEM (MiscMmioAddr + SB_MISC_REG04, AccWidthUint8, 0xF0, 0); // DISABLE GPP_CLK8
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG170, AccWidthUint8, 0xBF, BIT6); // set GPIO_GATE_C to HIGH
|
||||
}
|
||||
// else
|
||||
// { // 0 - AUTO
|
||||
// // set BIT3 = 1 (PULLUP disable), BIT4 = 0 (PULLDOWN Disable), BIT6 = 1 (output HIGH)
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0x03, BIT6);
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG27, AccWidthUint8, 0x63, BIT3);
|
||||
//
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0x03, BIT6);
|
||||
// RWMEM (GpioMmioAddr + SB_GPIO_REG59, AccWidthUint8, 0x63, BIT3);
|
||||
// }
|
||||
|
||||
//
|
||||
// external USB 3.0 control:
|
||||
// amdExternalUSBController: CMOS, 0 - AUTO, 1 - DISABLE
|
||||
// GPIO26: PCIE_RST#_USB3.0
|
||||
// GPIO46: PCIE_USB30_CLKREQ#
|
||||
// GPIO200: NEC_USB30_PWR_EN, 0 - OFF, 1 - ON
|
||||
// Clock: GPP_CLK7
|
||||
// GPIO172 used as FCH_USB3.0PORT_EN# 0:ENABLE; 1:DISABLE
|
||||
// if ((Amd_SystemConfiguration.XhciSwitch == 1) || (SystemConfiguration.amdExternalUSBController == 1)) {
|
||||
// disable Onboard NEC USB3.0 controller
|
||||
if (!CONFIG_ONBOARD_USB30) {
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG200, AccWidthUint8, 0xBF, 0);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG26, AccWidthUint8, 0xBF, 0);
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG46, AccWidthUint8, 0xFF, BIT3); // PULL_UP DISABLE
|
||||
RWMEM (MiscMmioAddr + SB_MISC_REG00+3, AccWidthUint8, 0x0F, 0); // DISABLE GPP_CLK7
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG172, AccWidthUint8, 0xBF, 0); // FCH_USB3.0PORT_EN# 0:ENABLE; 1:DISABLE
|
||||
}
|
||||
// }
|
||||
|
||||
//
|
||||
// BlueTooth control: BT_ON
|
||||
// amdBlueTooth: CMOS, 0 - AUTO, 1 - DISABLE
|
||||
// GPIO07: BT_ON, 0 - OFF, 1 - ON
|
||||
//
|
||||
if (!CONFIG_ONBOARD_BLUETOOTH) {
|
||||
//- if (SystemConfiguration.amdBlueTooth == 1) {
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG07, AccWidthUint8, 0xBF, 0);
|
||||
//- }
|
||||
}
|
||||
|
||||
//
|
||||
// WebCam control:
|
||||
// amdWebCam: CMOS, 0 - AUTO, 1 - DISABLE
|
||||
// GPIO34: WEBCAM_ON#, 0 - ON, 1 - OFF
|
||||
//
|
||||
if (!CONFIG_ONBOARD_WEBCAM) {
|
||||
//- if (SystemConfiguration.amdWebCam == 1) {
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG34, AccWidthUint8, 0xBF, BIT6);
|
||||
//- }
|
||||
}
|
||||
|
||||
//
|
||||
// Travis enable:
|
||||
// amdTravisCtrl: CMOS, 0 - DISABLE, 1 - ENABLE
|
||||
// GPIO66: TRAVIS_EN#, 0 - ENABLE, 1 - DISABLE
|
||||
//
|
||||
if (!CONFIG_ONBOARD_TRAVIS) {
|
||||
//- if (SystemConfiguration.amdTravisCtrl == 0) {
|
||||
RWMEM (GpioMmioAddr + SB_GPIO_REG66, AccWidthUint8, 0xBF, BIT6);
|
||||
//- }
|
||||
}
|
||||
|
||||
//
|
||||
// Disable Light Sensor if needed
|
||||
//
|
||||
if (CONFIG_ONBOARD_LIGHTSENSOR) {
|
||||
//- if (SystemConfiguration.amdLightSensor == 1) {
|
||||
RWMEM (IoMuxMmioAddr + SB_GEVENT_REG12, AccWidthUint8, 0x00, 0x1);
|
||||
//- }
|
||||
}
|
||||
|
||||
}
|
File diff suppressed because it is too large
Load Diff
@@ -1,103 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/pci.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/pirq_routing.h>
|
||||
|
||||
static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn,
|
||||
u8 link0, u16 bitmap0, u8 link1, u16 bitmap1,
|
||||
u8 link2, u16 bitmap2, u8 link3, u16 bitmap3,
|
||||
u8 slot, u8 rfu)
|
||||
{
|
||||
pirq_info->bus = bus;
|
||||
pirq_info->devfn = devfn;
|
||||
pirq_info->irq[0].link = link0;
|
||||
pirq_info->irq[0].bitmap = bitmap0;
|
||||
pirq_info->irq[1].link = link1;
|
||||
pirq_info->irq[1].bitmap = bitmap1;
|
||||
pirq_info->irq[2].link = link2;
|
||||
pirq_info->irq[2].bitmap = bitmap2;
|
||||
pirq_info->irq[3].link = link3;
|
||||
pirq_info->irq[3].bitmap = bitmap3;
|
||||
pirq_info->slot = slot;
|
||||
pirq_info->rfu = rfu;
|
||||
}
|
||||
|
||||
unsigned long write_pirq_routing_table(unsigned long addr)
|
||||
{
|
||||
|
||||
struct irq_routing_table *pirq;
|
||||
struct irq_info *pirq_info;
|
||||
u32 slot_num;
|
||||
u8 *v;
|
||||
|
||||
u8 sum = 0;
|
||||
int i;
|
||||
|
||||
/* Align the table to be 16 byte aligned. */
|
||||
addr += 15;
|
||||
addr &= ~15;
|
||||
|
||||
/* This table must be between 0xf0000 & 0x100000 */
|
||||
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
||||
|
||||
pirq = (void *)(addr);
|
||||
v = (u8 *) (addr);
|
||||
|
||||
pirq->signature = PIRQ_SIGNATURE;
|
||||
pirq->version = PIRQ_VERSION;
|
||||
|
||||
pirq->rtr_bus = 0;
|
||||
pirq->rtr_devfn = PCI_DEVFN(0x14, 4);
|
||||
|
||||
pirq->exclusive_irqs = 0;
|
||||
|
||||
pirq->rtr_vendor = 0x1002;
|
||||
pirq->rtr_device = 0x4384;
|
||||
|
||||
pirq->miniport_data = 0;
|
||||
|
||||
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
||||
|
||||
pirq_info = (void *)(&pirq->checksum + 1);
|
||||
slot_num = 0;
|
||||
|
||||
/* pci bridge */
|
||||
write_pirq_info(pirq_info, 0, PCI_DEVFN(0x14, 4),
|
||||
0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0,
|
||||
0);
|
||||
pirq_info++;
|
||||
|
||||
slot_num++;
|
||||
|
||||
pirq->size = 32 + 16 * slot_num;
|
||||
|
||||
for (i = 0; i < pirq->size; i++)
|
||||
sum += v[i];
|
||||
|
||||
sum = pirq->checksum - sum;
|
||||
|
||||
if (sum != pirq->checksum) {
|
||||
pirq->checksum = sum;
|
||||
}
|
||||
|
||||
printk(BIOS_INFO, "write_pirq_routing_table done.\n");
|
||||
|
||||
return (unsigned long)pirq_info;
|
||||
|
||||
}
|
@@ -1,70 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/device.h>
|
||||
|
||||
#include <NbPlatform.h>
|
||||
|
||||
//#define SMBUS_IO_BASE 0x6000
|
||||
|
||||
void set_pcie_reset(void *nbconfig);
|
||||
void set_pcie_dereset(void *nbconfig);
|
||||
|
||||
/**
|
||||
* TODO
|
||||
* SB CIMx callback
|
||||
*/
|
||||
void set_pcie_reset(void *nbconfig)
|
||||
{
|
||||
}
|
||||
|
||||
/**
|
||||
* Mainboard specific RD890 CIMx callback
|
||||
* Release Resets to PCIe Links
|
||||
* SR5690 PCIE_RESET_GPIO1,2,3,4 to reset pcie
|
||||
*/
|
||||
void set_pcie_dereset(void *nbconfig)
|
||||
{
|
||||
//u32 nb_dev = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
u32 i;
|
||||
u32 val;
|
||||
u32 nb_addr;
|
||||
|
||||
val = 0x00000007UL;
|
||||
AMD_NB_CONFIG_BLOCK *pConfig = (AMD_NB_CONFIG_BLOCK*)nbconfig;
|
||||
for (i = 0; i < MAX_NB_COUNT; i ++) {
|
||||
nb_addr = pConfig->Northbridges[i].NbPciAddress.AddressValue | NB_HTIU_INDEX;
|
||||
LibNbPciIndexRMW(nb_addr,
|
||||
NB_HTIU_REGA8,
|
||||
AccessS3SaveWidth32,
|
||||
~val,
|
||||
val,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************************
|
||||
* enable the dedicated function in dinar board.
|
||||
*************************************************/
|
||||
static void mainboard_enable(device_t dev)
|
||||
{
|
||||
printk(BIOS_INFO, "Mainboard Dinar Enable. dev=0x%p\n", dev);
|
||||
}
|
||||
|
||||
struct chip_operations mainboard_ops = {
|
||||
.enable_dev = mainboard_enable,
|
||||
};
|
@@ -1,159 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <console/console.h>
|
||||
#include <arch/smp/mpspec.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
|
||||
static void *smp_write_config_table(void *v)
|
||||
{
|
||||
struct mp_config_table *mc;
|
||||
int bus_isa;
|
||||
u32 apicid_sb700;
|
||||
u32 apicid_rd890;
|
||||
device_t dev;
|
||||
u8 *dword;
|
||||
|
||||
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||||
mptable_init(mc, LOCAL_APIC_ADDR);
|
||||
|
||||
smp_write_processors(mc);
|
||||
mptable_write_buses(mc, NULL, &bus_isa);
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sb700 = 0x0;
|
||||
else
|
||||
apicid_sb700 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_rd890 = apicid_sb700 + 1;
|
||||
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
||||
if (dev) {
|
||||
/* Set sb700 IOAPIC ID */
|
||||
dword = (u8 *)(uintptr_t)(pci_read_config32(dev, 0x74) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sb700, 0x20, dword);
|
||||
|
||||
/*
|
||||
* 00:12.0: PROG SATA : INT F
|
||||
* 00:13.0: INTA USB_0
|
||||
* 00:13.1: INTB USB_1
|
||||
* 00:13.2: INTC USB_2
|
||||
* 00:13.3: INTD USB_3
|
||||
* 00:13.4: INTC USB_4
|
||||
* 00:13.5: INTD USB2
|
||||
* 00:14.1: INTA IDE
|
||||
* 00:14.2: Prog HDA : INT E
|
||||
* 00:14.5: INTB ACI
|
||||
* 00:14.6: INTB MCI
|
||||
*/
|
||||
|
||||
/* Set RS5650 IOAPIC ID */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = (u8 *)(uintptr_t)(pci_read_config32(dev, 0xFC) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_rd890, 0x20, dword);
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
/* I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
#define IO_LOCAL_INT(type, intr, apicid, pin) \
|
||||
smp_write_lintsrc(mc, (type), MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, bus_isa, (intr), (apicid), (pin));
|
||||
|
||||
mptable_add_isa_interrupts(mc, bus_isa, apicid_sb700, 0);
|
||||
|
||||
/* PCI interrupts are level triggered, and are
|
||||
* associated with a specific bus/device/function tuple.
|
||||
*/
|
||||
#define PCI_INT(bus, dev, int_sign, pin) \
|
||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, (bus), (((dev)<<2)|(int_sign)), apicid_sb700, (pin))
|
||||
|
||||
/* SMBUS */
|
||||
//PCI_INT(0x0, 0x14, 0x0, 0x10); //not generate interrupt, 3Ch hardcoded to 0
|
||||
|
||||
/* HD Audio */
|
||||
PCI_INT(0x0, 0x14, 0x2, 0x10);
|
||||
|
||||
/* USB */
|
||||
/* OHCI0, OHCI1 hard-wired to 01h, corresponding to using INTA# */
|
||||
/* EHCI hard-wired to 02h, corresponding to using INTB# */
|
||||
/* USB1 */
|
||||
PCI_INT(0x0, 0x12, 0x0, 0x10); /* OHCI0 Port 0~2 */
|
||||
PCI_INT(0x0, 0x12, 0x1, 0x10); /* OHCI1 Port 3~5 */
|
||||
PCI_INT(0x0, 0x12, 0x2, 0x11); /* EHCI Port 0~5 */
|
||||
|
||||
/* USB2 */
|
||||
PCI_INT(0x0, 0x13, 0x0, 0x10); /* OHCI0 Port 6~8 */
|
||||
PCI_INT(0x0, 0x13, 0x1, 0x10); /* OHCI1 Port 9~11 */
|
||||
PCI_INT(0x0, 0x13, 0x2, 0x11); /* EHCI Port 6~11 */
|
||||
|
||||
/* USB3 EHCI hard-wired to 03h, corresponding to using INTC# */
|
||||
PCI_INT(0x0, 0x14, 0x5, 0x12); /* OHCI0 Port 12~13 */
|
||||
|
||||
/* SATA */
|
||||
PCI_INT(0x0, 0x11, 0x0, 0x16); //6, INTG
|
||||
|
||||
/* PCI slots */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 4));
|
||||
if (dev && dev->enabled) {
|
||||
u8 bus_pci = dev->link_list->secondary;
|
||||
|
||||
/* PCI_SLOT 0. */
|
||||
PCI_INT(bus_pci, 0x5, 0x0, 0x14);
|
||||
PCI_INT(bus_pci, 0x5, 0x1, 0x15);
|
||||
PCI_INT(bus_pci, 0x5, 0x2, 0x16);
|
||||
PCI_INT(bus_pci, 0x5, 0x3, 0x17);
|
||||
|
||||
/* PCI_SLOT 1. */
|
||||
PCI_INT(bus_pci, 0x6, 0x0, 0x15);
|
||||
PCI_INT(bus_pci, 0x6, 0x1, 0x16);
|
||||
PCI_INT(bus_pci, 0x6, 0x2, 0x17);
|
||||
PCI_INT(bus_pci, 0x6, 0x3, 0x14);
|
||||
|
||||
/* PCI_SLOT 2. */
|
||||
PCI_INT(bus_pci, 0x7, 0x0, 0x16);
|
||||
PCI_INT(bus_pci, 0x7, 0x1, 0x17);
|
||||
PCI_INT(bus_pci, 0x7, 0x2, 0x14);
|
||||
PCI_INT(bus_pci, 0x7, 0x3, 0x15);
|
||||
}
|
||||
|
||||
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
IO_LOCAL_INT(mp_ExtINT, 0, MP_APIC_ALL, 0x0);
|
||||
IO_LOCAL_INT(mp_NMI, 0, MP_APIC_ALL, 0x1);
|
||||
/* There is no extension information... */
|
||||
|
||||
/* Compute the checksums */
|
||||
return mptable_finalize(mc);
|
||||
}
|
||||
|
||||
unsigned long write_smp_table(unsigned long addr)
|
||||
{
|
||||
void *v;
|
||||
v = smp_write_floating_table(addr, 0);
|
||||
return (unsigned long)smp_write_config_table(v);
|
||||
}
|
@@ -1,50 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _PLATFORM_CFG_H_
|
||||
#define _PLATFORM_CFG_H_
|
||||
|
||||
|
||||
/* northbridge customize options */
|
||||
/**
|
||||
* Max number of northbridges in the system
|
||||
*/
|
||||
#define MAX_NB_COUNT 1 //TODO: only 1 NB tested
|
||||
|
||||
/**
|
||||
* Enable check for PCIe endpoint to be ready for PCI enumeration.
|
||||
*
|
||||
*/
|
||||
//#define EPREADY_WORKAROUND_DISABLED
|
||||
|
||||
/**
|
||||
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
|
||||
*
|
||||
*/
|
||||
#define IOMMU_SUPPORT_DISABLE //TODO: enable it
|
||||
|
||||
/**
|
||||
* Disable server PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define HOTPLUG_SUPPORT_DISABLED
|
||||
|
||||
/**
|
||||
* Disable support for device number remapping for PCIe portsserver PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define DEVICE_REMAP_DISABLE
|
||||
|
||||
#endif //_PLATFORM_CFG_H_
|
@@ -1,268 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "NbPlatform.h"
|
||||
#include "rd890_cfg.h"
|
||||
#include "northbridge/amd/cimx/rd890/chip.h"
|
||||
#include "nbInitializer.h"
|
||||
#include <string.h>
|
||||
#include <arch/ioapic.h>
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
#include <device/device.h>
|
||||
extern void set_pcie_reset(void *config);
|
||||
extern void set_pcie_dereset(void *config);
|
||||
|
||||
/**
|
||||
* Platform dependent configuration at ramstage
|
||||
*/
|
||||
static void nb_platform_config(device_t nb_dev, AMD_NB_CONFIG *NbConfigPtr)
|
||||
{
|
||||
u16 i;
|
||||
PCIE_CONFIG *pPcieConfig = NbConfigPtr->pPcieConfig;
|
||||
//AMD_NB_CONFIG_BLOCK *ConfigPtr = GET_BLOCK_CONFIG_PTR(NbConfigPtr);
|
||||
struct northbridge_amd_cimx_rd890_config *rd890_info = NULL;
|
||||
DEFAULT_PLATFORM_CONFIG(platform_config);
|
||||
|
||||
/* update the platform depentent configuration by devicetree */
|
||||
rd890_info = nb_dev->chip_info;
|
||||
platform_config.PortEnableMap = rd890_info->port_enable;
|
||||
if (rd890_info->gpp1_configuration == 0) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp1_configuration == 1) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
if (rd890_info->gpp2_configuration == 0) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp2_configuration == 1) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
platform_config.Gpp3aConfig = rd890_info->gpp3a_configuration;
|
||||
|
||||
if (platform_config.Gpp1Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[0] = platform_config.Gpp1Config;
|
||||
}
|
||||
if (platform_config.Gpp2Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[1] = platform_config.Gpp2Config;
|
||||
}
|
||||
if (platform_config.Gpp3aConfig != 0) {
|
||||
pPcieConfig->CoreConfiguration[2] = platform_config.Gpp3aConfig;
|
||||
}
|
||||
|
||||
pPcieConfig->TempMmioBaseAddress = (UINT16)(platform_config.TemporaryMmio >> 20);
|
||||
for (i = 0; i <= MAX_CORE_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].SkipConfiguration = OFF;
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].PerformanceMode = OFF;
|
||||
}
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen2;
|
||||
}
|
||||
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
if ((platform_config.PortEnableMap & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortPresent = ON;
|
||||
if ((platform_config.PortGen1Map & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen1;
|
||||
}
|
||||
if ((platform_config.PortHotplugMap & (1 << i)) != 0) {
|
||||
u16 j;
|
||||
pPcieConfig->PortConfiguration[i].PortHotplug = ON; /* Enable Hotplug */
|
||||
/* Set Hotplug descriptor info */
|
||||
for (j = 0; j < 8; j++) {
|
||||
u32 PortDescriptor;
|
||||
PortDescriptor = platform_config.PortHotplugDescriptors[j];
|
||||
if ((PortDescriptor & 0xF) == j) {
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugDevMap = (PortDescriptor >> 4) & 3;
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugByteMap = (PortDescriptor >> 6) & 1;
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
#endif // __PRE_RAM__
|
||||
|
||||
/**
|
||||
* @brief Entry point of Northbridge CIMx callout/CallBack
|
||||
*
|
||||
* prototype AGESA_STATUS (*CALLOUT_ENTRY) (UINT32 Param1, UINTN Param2, VOID* ConfigPtr);
|
||||
*
|
||||
* @param[in] func Northbridge CIMx CallBackId
|
||||
* @param[in] data Northbridge Input Data.
|
||||
* @param[in] *config Northbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
static u32 rd890_callout_entry(u32 func, uintptr_t data, void *config)
|
||||
{
|
||||
u32 ret = 0;
|
||||
#ifndef __PRE_RAM__
|
||||
device_t nb_dev = (device_t)data;
|
||||
#endif
|
||||
AMD_NB_CONFIG *nbConfigPtr = (AMD_NB_CONFIG*)config;
|
||||
|
||||
switch (func) {
|
||||
case PHCB_AmdPortTrainingCompleted:
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetDeassert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_dereset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetAssert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_reset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetSupported:
|
||||
break;
|
||||
case PHCB_AmdGeneratePciReset:
|
||||
break;
|
||||
case PHCB_AmdGetExclusionTable:
|
||||
break;
|
||||
case PHCB_AmdAllocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdUpdateApicInterruptMapping:
|
||||
break;
|
||||
case PHCB_AmdFreeBuffer:
|
||||
break;
|
||||
case PHCB_AmdLocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdReportEvent:
|
||||
break;
|
||||
case PHCB_AmdPcieAsmpInfo:
|
||||
break;
|
||||
|
||||
case CB_AmdSetNbPorConfig:
|
||||
break;
|
||||
case CB_AmdSetHtConfig:
|
||||
/*TODO: different HT path and deempasis for each NB */
|
||||
nbConfigPtr->pHtConfig->NbTransmitterDeemphasis = DEFAULT_HT_DEEMPASIES;
|
||||
|
||||
break;
|
||||
case CB_AmdSetPcieEarlyConfig:
|
||||
#ifndef __PRE_RAM__
|
||||
nb_platform_config(nb_dev, nbConfigPtr);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetEarlyPostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetMidPostConfig:
|
||||
nbConfigPtr->pNbConfig->IoApicBaseAddress = RD890_IOAPIC_ADDR;
|
||||
#ifndef IOMMU_SUPPORT_DISABLE //TODO enable iommu
|
||||
/* SBIOS must alloc 16K memory for IOMMU MMIO */
|
||||
UINT32 MmcfgBarAddress; //using default IOmmuBaseAddress
|
||||
LibNbPciRead(nbConfigPtr->NbPciAddress.AddressValue | 0x1C,
|
||||
AccessWidth32,
|
||||
&MmcfgBarAddress,
|
||||
nbConfigPtr);
|
||||
MmcfgBarAddress &= ~0xf;
|
||||
if (MmcfgBarAddress != 0) {
|
||||
nbConfigPtr->IommuBaseAddress = MmcfgBarAddress;
|
||||
}
|
||||
nbConfigPtr->IommuBaseAddress = 0; //disable iommu
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetLatePostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetRecoveryConfig:
|
||||
break;
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
* @brief North Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig)
|
||||
{
|
||||
u16 i = 0;
|
||||
PCI_ADDR PciAddress;
|
||||
u32 val, sbNode, sbLink;
|
||||
|
||||
if (!pConfig) {
|
||||
return;
|
||||
}
|
||||
|
||||
memset(pConfig, 0, sizeof(AMD_NB_CONFIG_BLOCK));
|
||||
for (i = 0; i < MAX_NB_COUNT; i++) {
|
||||
pConfig->Northbridges[i].pNbConfig = &nbConfig[i];
|
||||
pConfig->Northbridges[i].pHtConfig = &htConfig[i];
|
||||
pConfig->Northbridges[i].pPcieConfig = &pcieConfig[i];
|
||||
pConfig->Northbridges[i].ConfigPtr = &pConfig;
|
||||
}
|
||||
|
||||
/* Initialize all NB structures */
|
||||
AmdInitializer(pConfig);
|
||||
|
||||
pConfig->NumberOfNorthbridges = MAX_NB_COUNT - 1; /* Support limited to primary NB only located at 0:0:0 */
|
||||
pConfig->StandardHeader.PcieBasePtr = (VOID *)PCIEX_BASE_ADDRESS;
|
||||
pConfig->StandardHeader.CalloutPtr = &rd890_callout_entry;
|
||||
|
||||
/*
|
||||
* PCI Address to Access NB. Depends on HT topology and configuration for multi NB platform.
|
||||
* Always 0:0:0 on single NB platform.
|
||||
*/
|
||||
pConfig->Northbridges[0].NbPciAddress.AddressValue = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
|
||||
/* Set HT path to NB by SbNode and SbLink */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x60);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbNode = (val >> 8) & 0x07;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x64);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbLink = (val >> 8) & 0x07; //assum ganged
|
||||
pConfig->Northbridges[0].NbHtPath.NodeID = sbNode;
|
||||
pConfig->Northbridges[0].NbHtPath.LinkID = sbLink;
|
||||
//TODO: other NBs
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* If temporrary MMIO enable set up CPU MMIO */
|
||||
for (i = 0; i <= pConfig->NumberOfNorthbridges; i++) {
|
||||
UINT32 MmioBase;
|
||||
UINT32 LinkId;
|
||||
UINT32 SubLinkId;
|
||||
MmioBase = pConfig->Northbridges[i].pPcieConfig->TempMmioBaseAddress;
|
||||
if (MmioBase != 0) {
|
||||
LinkId = pConfig->Northbridges[i].NbHtPath.LinkID & 0xf;
|
||||
SubLinkId = ((pConfig->Northbridges[i].NbHtPath.LinkID & 0xF0) == 0x20) ? 1 : 0;
|
||||
/* Set Limit */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x84),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
((MmioBase << 12) + 0xF00) | (LinkId << 4) | (SubLinkId << 6),
|
||||
&(pConfig->Northbridges[i]));
|
||||
/* Set Base */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x80),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
(MmioBase << 12) | 0x3,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
#endif
|
||||
}
|
@@ -1,170 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _RD890_CFG_H_
|
||||
#define _RD890_CFG_H_
|
||||
|
||||
#include "NbPlatform.h"
|
||||
|
||||
#define RD890_IOAPIC_ADDR 0xC8000000
|
||||
/* platform dependent configuration default value */
|
||||
|
||||
/**
|
||||
* Path from CPU to NB
|
||||
* [0..7] - Node (0..8)
|
||||
* [8..11] - Link (0..3)
|
||||
* [12..15] - Sublink (1..2), If NB connected to full link than Sublink should be set to 0.
|
||||
*/
|
||||
#ifndef DEFAULT_HT_PATH
|
||||
#if IS_ENABLED(CONFIG_CPU_AMD_AGESA_FAMILY15)
|
||||
#define DEFAULT_HT_PATH {0x0, 0x1}
|
||||
#else /* FAMILY10 */
|
||||
#define DEFAULT_HT_PATH {0x0, 0x3}
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of enabled ports on NB #0/1/2/3
|
||||
* Bit[0] - Reserved
|
||||
* Bit[1] - Reserved
|
||||
* Bit[2] - Enable PCIe port 2
|
||||
* Bit[3] - Enable PCIe port 3
|
||||
* Bit[4] - Enable PCIe port 4
|
||||
* Bit[5] - Enable PCIe port 5
|
||||
* Bit[6] - Enable PCIe port 2
|
||||
* Bit[7] - Enable PCIe port 7
|
||||
* Bit[8] - Reserved
|
||||
* Bit[9] - Enable PCIe port 9
|
||||
* Bit[10]- Enable PCIe port 10
|
||||
* Bit[11]- Enable PCIe port 11
|
||||
* Bit[12]- Enable PCIe port 12
|
||||
* Bit[13]- Enable PCIe port 13
|
||||
* Example:
|
||||
* port_enable = 0x14
|
||||
* Port 2 and 4 enabled for training/initialization
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_ENABLE_MAP
|
||||
#define DEFAULT_PORT_ENABLE_MAP 0x0014
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have slot or onboard device connected.
|
||||
* Example force PCIe Gen1 supporton port 2 and 4 (DEFAULT_PORT_ENABLE_MAP = BIT2 | BIT4)
|
||||
* define DEFAULT_PORT_FORCE_GEN1 0x604
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_FORCE_GEN1
|
||||
#define DEFAULT_PORT_FORCE_GEN1 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have server hotplug support
|
||||
*/
|
||||
#ifndef DEFAULT_HOTPLUG_SUPPORT
|
||||
#define DEFAULT_HOTPLUG_SUPPORT 0x0
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_HOTPLUG_DESCRIPTOR
|
||||
#define DEFAULT_HOTPLUG_DESCRIPTOR {0, 0, 0, 0, 0, 0, 0, 0}
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_TEMPMMIO_BASE_ADDRESS
|
||||
#define DEFAULT_TEMPMMIO_BASE_ADDRESS 0xD0000000
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP1 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP1_CONFIG
|
||||
#define DEFAULT_GPP1_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP2 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP2_CONFIG
|
||||
#define DEFAULT_GPP2_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP3a core configuraton on NB #0/1/2/3.
|
||||
* 4:2:0:0:0:0 - GPP_CONFIG_GPP420000, 0x1
|
||||
* 4:1:1:0:0:0 - GPP_CONFIG_GPP411000, 0x2
|
||||
* 2:2:2:0:0:0 - GPP_CONFIG_GPP222000, 0x3
|
||||
* 2:2:1:1:0:0 - GPP_CONFIG_GPP221100, 0x4
|
||||
* 2:1:1:1:1:0 - GPP_CONFIG_GPP211110, 0x5
|
||||
* 1:1:1:1:1:1 - GPP_CONFIG_GPP111111, 0x6
|
||||
*/
|
||||
#ifndef DEFAULT_GPP3A_CONFIG
|
||||
#define DEFAULT_GPP3A_CONFIG GPP_CONFIG_GPP111111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* Default HT Transmitter de-emphasis setting
|
||||
*/
|
||||
#ifndef DEFAULT_HT_DEEMPASIES
|
||||
#define DEFAULT_HT_DEEMPASIES 0x3
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default APIC nterrupt base for IOAPIC
|
||||
*/
|
||||
#ifndef DEFAULT_APIC_INTERRUPT_BASE
|
||||
#define DEFAULT_APIC_INTERRUPT_BASE 24
|
||||
#endif
|
||||
|
||||
|
||||
#define DEFAULT_PLATFORM_CONFIG(name) \
|
||||
NB_PLATFORM_CONFIG name = { \
|
||||
DEFAULT_PORT_ENABLE_MAP, \
|
||||
DEFAULT_PORT_FORCE_GEN1, \
|
||||
DEFAULT_HOTPLUG_SUPPORT, \
|
||||
DEFAULT_HOTPLUG_DESCRIPTOR, \
|
||||
DEFAULT_TEMPMMIO_BASE_ADDRESS, \
|
||||
DEFAULT_GPP1_CONFIG, \
|
||||
DEFAULT_GPP2_CONFIG, \
|
||||
DEFAULT_GPP3A_CONFIG, \
|
||||
DEFAULT_HT_DEEMPASIES, \
|
||||
/*DEFAULT_HT_PATH,*/ \
|
||||
DEFAULT_APIC_INTERRUPT_BASE, \
|
||||
}
|
||||
|
||||
/**
|
||||
* Platform configuration
|
||||
*/
|
||||
typedef struct {
|
||||
UINT16 PortEnableMap; ///< Bitmap of enabled ports
|
||||
UINT16 PortGen1Map; ///< Bitmap of ports to disable Gen2
|
||||
UINT16 PortHotplugMap; ///< Bitmap of ports support hotplug
|
||||
UINT8 PortHotplugDescriptors[8];///< Ports Hotplug descriptors
|
||||
UINT32 TemporaryMmio; ///< Temporary MMIO
|
||||
UINT32 Gpp1Config; ///< Default PCIe GFX core configuration
|
||||
UINT32 Gpp2Config; ///< Default PCIe GPP2 core configuration
|
||||
UINT32 Gpp3aConfig; ///< Default PCIe GPP3a core configuration
|
||||
UINT8 NbTransmitterDeemphasis; ///< HT transmitter de-emphasis level
|
||||
// HT_PATH NbHtPath; ///< HT path to NB
|
||||
UINT8 GlobalApicInterruptBase; ///< Global APIC interrupt base that is used in MADT table for IO APIC.
|
||||
} NB_PLATFORM_CONFIG;
|
||||
|
||||
/**
|
||||
* Bridge CIMx configuration
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig);
|
||||
|
||||
#endif //_RD890_CFG_H_
|
@@ -1,107 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <stdint.h>
|
||||
#include <string.h>
|
||||
#include <device/pci_def.h>
|
||||
#include <device/pci_ids.h>
|
||||
#include <arch/io.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <arch/stages.h>
|
||||
#include <device/pnp_def.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
#include <console/console.h>
|
||||
#include <commonlib/loglevel.h>
|
||||
#include <cpu/amd/car.h>
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/agesa_helper.h>
|
||||
#include <cpu/x86/bist.h>
|
||||
#include <superio/smsc/sch4037/sch4037.h>
|
||||
#include <superio/smsc/sio1036/sio1036.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
#include "nb_cimx.h"
|
||||
#include <sb_cimx.h>
|
||||
|
||||
#define SERIAL_DEV PNP_DEV(0x4e, SIO1036_SP1)
|
||||
|
||||
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
/* Must come first to enable PCI MMCONF. */
|
||||
amd_initmmio();
|
||||
|
||||
if (!cpu_init_detectedx && boot_cpu()) {
|
||||
|
||||
post_code(0x30);
|
||||
|
||||
sch4037_early_init(0x2e);
|
||||
|
||||
sio1036_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
|
||||
|
||||
post_code(0x31);
|
||||
console_init();
|
||||
|
||||
/*
|
||||
* SR5650/5670/5690 RD890 chipset, read pci config space hang at POR,
|
||||
* Disable all Pcie Bridges to work around It.
|
||||
*/
|
||||
sr56x0_rd890_disable_pcie_bridge();
|
||||
|
||||
}
|
||||
|
||||
/* Halt if there was a built in self test failure */
|
||||
post_code(0x33);
|
||||
report_bist_failure(bist);
|
||||
|
||||
// Load MPB
|
||||
val = cpuid_eax(1);
|
||||
printk(BIOS_DEBUG, "BSP Family_Model: %08x\n", val);
|
||||
printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx\n", cpu_init_detectedx);
|
||||
|
||||
if(boot_cpu()) {
|
||||
post_code(0x34);
|
||||
sb_Poweron_Init();
|
||||
}
|
||||
|
||||
post_code(0x35);
|
||||
agesawrapper_amdinitreset();
|
||||
|
||||
post_code(0x36);
|
||||
agesawrapper_amdinitearly();
|
||||
|
||||
post_code(0x37);
|
||||
nb_Poweron_Init();
|
||||
post_code(0x38);
|
||||
nb_Ht_Init();
|
||||
|
||||
|
||||
post_code(0x39);
|
||||
agesawrapper_amdinitpost();
|
||||
|
||||
post_code(0x40);
|
||||
agesawrapper_amdinitenv();
|
||||
|
||||
|
||||
post_code(0x43);
|
||||
printk(BIOS_DEBUG, "Disabling cache as RAM ");
|
||||
disable_cache_as_ram();
|
||||
printk(BIOS_DEBUG, "done\n");
|
||||
|
||||
post_code(0x44);
|
||||
copy_and_run();
|
||||
|
||||
post_code(0x45); // Should never see this post code.
|
||||
}
|
@@ -1,140 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h> /* printk */
|
||||
#include "Platform.h"
|
||||
#include "sb700_cfg.h"
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_config)
|
||||
{
|
||||
if (!sb_config) {
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - %s - No sb_config.\n", __func__);
|
||||
return;
|
||||
}
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - %s - Start.\n", __func__);
|
||||
memset(sb_config, 0, sizeof(AMDSBCFG));
|
||||
|
||||
/* SB_POWERON_INIT */
|
||||
sb_config->StdHeader.Func = SB_POWERON_INIT;
|
||||
|
||||
/* header */
|
||||
sb_config->StdHeader.pPcieBase = PCIEX_BASE_ADDRESS;
|
||||
|
||||
/* static Build Parameters */
|
||||
sb_config->BuildParameters.BiosSize = BIOS_SIZE;
|
||||
sb_config->BuildParameters.LegacyFree = LEGACY_FREE;
|
||||
sb_config->BuildParameters.EcKbd = 0;
|
||||
sb_config->BuildParameters.EcChannel0 = 0;
|
||||
sb_config->BuildParameters.Smbus0BaseAddress = SMBUS0_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.Smbus1BaseAddress = SMBUS1_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SioPmeBaseAddress = SIO_PME_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.WatchDogTimerBase = WATCHDOG_TIMER_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SpiRomBaseAddress = SPI_BASE_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.AcpiPm1EvtBlkAddr = PM1_EVT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPm1CntBlkAddr = PM1_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPmTmrBlkAddr = PM1_TMR_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.CpuControlBlkAddr = CPU_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiGpe0BlkAddr = GPE0_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.SmiCmdPortAddr = SMI_CMD_PORT;
|
||||
sb_config->BuildParameters.AcpiPmaCntBlkAddr = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.SataIDESsid = SATA_IDE_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAIDSsid = SATA_RAID_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAID5Ssid = SATA_RAID5_MODE_SSID;
|
||||
sb_config->BuildParameters.SataAHCISsid = SATA_AHCI_SSID;
|
||||
sb_config->BuildParameters.Ohci0Ssid = OHCI0_SSID;
|
||||
sb_config->BuildParameters.Ohci1Ssid = OHCI1_SSID;
|
||||
sb_config->BuildParameters.Ohci2Ssid = OHCI2_SSID;
|
||||
sb_config->BuildParameters.Ohci3Ssid = OHCI3_SSID;
|
||||
sb_config->BuildParameters.Ohci4Ssid = OHCI4_SSID;
|
||||
sb_config->BuildParameters.Ehci0Ssid = EHCI0_SSID;
|
||||
sb_config->BuildParameters.Ehci1Ssid = EHCI1_SSID;
|
||||
sb_config->BuildParameters.SmbusSsid = SMBUS_SSID;
|
||||
sb_config->BuildParameters.IdeSsid = IDE_SSID;
|
||||
sb_config->BuildParameters.AzaliaSsid = AZALIA_SSID;
|
||||
sb_config->BuildParameters.LpcSsid = LPC_SSID;
|
||||
|
||||
sb_config->BuildParameters.HpetBase = HPET_BASE_ADDRESS;
|
||||
|
||||
/* General */
|
||||
sb_config->Spi33Mhz = 1;
|
||||
sb_config->SpreadSpectrum = 0;
|
||||
sb_config->PciClk5 = 0;
|
||||
sb_config->PciClks = 0x1F;
|
||||
sb_config->ResetCpuOnSyncFlood = 1; // Do not reset CPU on sync flood
|
||||
sb_config->TimerClockSource = 2; // Auto
|
||||
sb_config->S3Resume = 0;
|
||||
sb_config->RebootRequired = 0;
|
||||
|
||||
/* HPET */
|
||||
sb_config->HpetTimer = HPET_TIMER;
|
||||
|
||||
/* USB */
|
||||
sb_config->UsbIntClock = 0; // Use external clock
|
||||
sb_config->Usb1Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 18 Func0
|
||||
sb_config->Usb1Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 18 Func1
|
||||
sb_config->Usb1Ehci = 1; //0:disable 1:enable Bus 0 Dev 18 Func2
|
||||
sb_config->Usb2Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 19 Func0
|
||||
sb_config->Usb2Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 19 Func1
|
||||
sb_config->Usb2Ehci = 1; //0:disable 1:enable Bus 0 Dev 19 Func2
|
||||
sb_config->Usb3Ohci = 1; //0:disable 1:enable Bus 0 Dev 20 Func5
|
||||
sb_config->UsbOhciLegacyEmulation = 1; //0:Enable 1:Disable
|
||||
|
||||
sb_config->AcpiS1Supported = 1;
|
||||
|
||||
/* SATA */
|
||||
sb_config->SataController = 1;
|
||||
sb_config->SataClass = CONFIG_SATA_CONTROLLER_MODE; //0 native, 1 raid, 2 ahci
|
||||
sb_config->SataSmbus = 0;
|
||||
sb_config->SataAggrLinkPmCap = 1;
|
||||
sb_config->SataPortMultCap = 1;
|
||||
sb_config->SataClkAutoOff = 1;
|
||||
sb_config->SataIdeCombMdPriSecOpt = 0; //0 -IDE as primary, 1 -IDE as secondary.
|
||||
//TODO: set to secondary not take effect.
|
||||
sb_config->SataIdeCombinedMode = 0; //1 IDE controlor exposed and combined mode enabled, 0 disabled
|
||||
sb_config->SataEspPort = 0;
|
||||
sb_config->SataClkAutoOffAhciMode = 1;
|
||||
sb_config->SataHpcpButNonESP = 0;
|
||||
sb_config->SataHideUnusedPort = 0;
|
||||
|
||||
/* Azalia HDA */
|
||||
sb_config->AzaliaController = AZALIA_CONTROLLER;
|
||||
sb_config->AzaliaPinCfg = AZALIA_PIN_CONFIG;
|
||||
sb_config->AzaliaSdin0 = AZALIA_SDIN_PIN_0;
|
||||
sb_config->AzaliaSdin1 = AZALIA_SDIN_PIN_1;
|
||||
sb_config->AzaliaSdin2 = AZALIA_SDIN_PIN_2;
|
||||
sb_config->AzaliaSdin3 = AZALIA_SDIN_PIN_3;
|
||||
sb_config->pAzaliaOemCodecTablePtr = NULL;
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* ramstage cimx config here */
|
||||
if (!sb_config->StdHeader.pCallBack) {
|
||||
sb_config->StdHeader.pCallBack = (CIM_HOOK_ENTRY)&sb700_callout_entry;
|
||||
}
|
||||
|
||||
//sb_config->
|
||||
#endif //!__PRE_RAM__
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - %s - End.\n", __func__);
|
||||
}
|
@@ -1,237 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#ifndef _SB700_CFG_H_
|
||||
#define _SB700_CFG_H_
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
|
||||
/**
|
||||
* @def BIOS_SIZE_1M
|
||||
* @def BIOS_SIZE_2M
|
||||
* @def BIOS_SIZE_4M
|
||||
* @def BIOS_SIZE_8M
|
||||
*/
|
||||
#define BIOS_SIZE_1M 0
|
||||
#define BIOS_SIZE_2M 1
|
||||
#define BIOS_SIZE_4M 3
|
||||
#define BIOS_SIZE_8M 7
|
||||
|
||||
/* In SB700, default ROM size is 1M Bytes, if your platform ROM
|
||||
* bigger than 1M you have to set the ROM size outside CIMx module and
|
||||
* before AGESA module get call.
|
||||
*/
|
||||
#ifndef BIOS_SIZE
|
||||
#if IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_1024)
|
||||
#define BIOS_SIZE BIOS_SIZE_1M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_2048)
|
||||
#define BIOS_SIZE BIOS_SIZE_2M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_4096)
|
||||
#define BIOS_SIZE BIOS_SIZE_4M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_8192)
|
||||
#define BIOS_SIZE BIOS_SIZE_8M
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SPREAD_SPECTRUM
|
||||
* @brief
|
||||
* 0 - Disable Spread Spectrum function
|
||||
* 1 - Enable Spread Spectrum function
|
||||
*/
|
||||
#define SPREAD_SPECTRUM 0
|
||||
|
||||
/**
|
||||
* @def SB_HPET_TIMER
|
||||
* @brief
|
||||
* 0 - Disable hpet
|
||||
* 1 - Enable hpet
|
||||
*/
|
||||
#define HPET_TIMER 1
|
||||
|
||||
/**
|
||||
* @def USB_CONFIG
|
||||
* @brief bit[0-6] used to control USB
|
||||
* 0 - Disable
|
||||
* 1 - Enable
|
||||
* Usb Ohci1 Contoller (Bus 0 Dev 18 Func0) is define at BIT0
|
||||
* Usb Ehci1 Contoller (Bus 0 Dev 18 Func2) is define at BIT1
|
||||
* Usb Ohci2 Contoller (Bus 0 Dev 19 Func0) is define at BIT2
|
||||
* Usb Ehci2 Contoller (Bus 0 Dev 19 Func2) is define at BIT3
|
||||
* Usb Ohci3 Contoller (Bus 0 Dev 22 Func0) is define at BIT4
|
||||
* Usb Ehci3 Contoller (Bus 0 Dev 22 Func2) is define at BIT5
|
||||
* Usb Ohci4 Contoller (Bus 0 Dev 20 Func5) is define at BIT6
|
||||
*/
|
||||
#define USB_CINFIG 0x7F
|
||||
|
||||
/**
|
||||
* @def PCI_CLOCK_CTRL
|
||||
* @brief bit[0-4] used for PCI Slots Clock Control,
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
* PCI SLOT 0 define at BIT0
|
||||
* PCI SLOT 1 define at BIT1
|
||||
* PCI SLOT 2 define at BIT2
|
||||
* PCI SLOT 3 define at BIT3
|
||||
* PCI SLOT 4 define at BIT4
|
||||
*/
|
||||
#define PCI_CLOCK_CTRL 0x1F
|
||||
|
||||
/**
|
||||
* @def SATA_CONTROLLER
|
||||
* @brief INCHIP Sata Controller
|
||||
*/
|
||||
#ifndef SATA_CONTROLLER
|
||||
#define SATA_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SATA_MODE
|
||||
* @brief INCHIP Sata Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_MODE
|
||||
#define SATA_MODE NATIVE_IDE_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
*/
|
||||
#define IDE_LEGACY_MODE 0
|
||||
#define IDE_NATIVE_MODE 1
|
||||
|
||||
/**
|
||||
* @def SATA_IDE_MODE
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_IDE_MODE
|
||||
#define SATA_IDE_MODE IDE_LEGACY_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def EXTERNAL_CLOCK
|
||||
* @brief 00/10: Reference clock from crystal oscillator via
|
||||
* PAD_XTALI and PAD_XTALO
|
||||
*
|
||||
* @def INTERNAL_CLOCK
|
||||
* @brief 01/11: Reference clock from internal clock through
|
||||
* CP_PLL_REFCLK_P and CP_PLL_REFCLK_N via RDL
|
||||
*/
|
||||
#define EXTERNAL_CLOCK 0x00
|
||||
#define INTERNAL_CLOCK 0x01
|
||||
|
||||
#define SATA_CLOCK_SOURCE EXTERNAL_CLOCK
|
||||
|
||||
/**
|
||||
* @def SATA_PORT_MULT_CAP_RESERVED
|
||||
* @brief 1 ON, 0 0FF
|
||||
*/
|
||||
#define SATA_PORT_MULT_CAP_RESERVED 1
|
||||
|
||||
|
||||
/**
|
||||
* @def AZALIA_AUTO
|
||||
* @brief Detect Azalia controller automatically.
|
||||
*
|
||||
* @def AZALIA_DISABLE
|
||||
* @brief Disable Azalia controller.
|
||||
|
||||
* @def AZALIA_ENABLE
|
||||
* @brief Enable Azalia controller.
|
||||
*/
|
||||
#define AZALIA_AUTO 0
|
||||
#define AZALIA_DISABLE 1
|
||||
#define AZALIA_ENABLE 2
|
||||
|
||||
/**
|
||||
* @brief INCHIP HDA controller
|
||||
*/
|
||||
#ifndef AZALIA_CONTROLLER
|
||||
#define AZALIA_CONTROLLER AZALIA_AUTO
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_PIN_CONFIG
|
||||
* @brief
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
*/
|
||||
#ifndef AZALIA_PIN_CONFIG
|
||||
#define AZALIA_PIN_CONFIG 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_SDIN_PIN
|
||||
* @brief
|
||||
* SDIN0 is define at BIT0 & BIT1
|
||||
* 00 - GPIO PIN
|
||||
* 01 - Reserved
|
||||
* 10 - As a Azalia SDIN pin
|
||||
* SDIN1 is define at BIT2 & BIT3
|
||||
* SDIN2 is define at BIT4 & BIT5
|
||||
* SDIN3 is define at BIT6 & BIT7
|
||||
*/
|
||||
#ifndef AZALIA_SDIN_PIN
|
||||
//#define AZALIA_SDIN_PIN 0xAA
|
||||
#define AZALIA_SDIN_PIN
|
||||
#define AZALIA_SDIN_PIN_0 0x2
|
||||
#define AZALIA_SDIN_PIN_1 0x2
|
||||
#define AZALIA_SDIN_PIN_2 0x2
|
||||
#define AZALIA_SDIN_PIN_3 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CONTROLLER
|
||||
*/
|
||||
#ifndef GPP_CONTROLLER
|
||||
#define GPP_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CFGMODE
|
||||
* @brief GPP Link Configuration
|
||||
* four possible configuration:
|
||||
* GPP_CFGMODE_X4000
|
||||
* GPP_CFGMODE_X2200
|
||||
* GPP_CFGMODE_X2110
|
||||
* GPP_CFGMODE_X1111
|
||||
*/
|
||||
#ifndef GPP_CFGMODE
|
||||
#define GPP_CFGMODE GPP_CFGMODE_X1111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_cfg);
|
||||
|
||||
/**
|
||||
* @brief Entry point of Southbridge CIMx callout
|
||||
*
|
||||
* prototype UINT32 (*SBCIM_HOOK_ENTRY)(UINT32 Param1, UINT32 Param2, void* pConfig)
|
||||
*
|
||||
* @param[in] func Southbridge CIMx Function ID.
|
||||
* @param[in] data Southbridge Input Data.
|
||||
* @param[in] config Southbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
u32 sb700_callout_entry(u32 func, u32 data, void* config);
|
||||
|
||||
#endif //_SB700_CFG_H_
|
@@ -1,101 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "AGESA.h"
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/BiosCallOuts.h>
|
||||
#include <arch/io.h>
|
||||
|
||||
#ifdef __PRE_RAM__
|
||||
/* These defines are used to select the appropriate socket for the SPD read
|
||||
* because this is a multi-socket design.
|
||||
*/
|
||||
#define PCI_REG_GPIO_56_to_53_CNTRL (0x52)
|
||||
#define GPIO_OUT_BIT_GPIO53 (BIT0)
|
||||
#define GPIO_OUT_BIT_GPIO54 (BIT1)
|
||||
#define GPIO_OUT_ENABLE_BIT_GPIO53 (BIT4)
|
||||
#define GPIO_OUT_ENABLE_BIT_GPIO54 (BIT5)
|
||||
|
||||
#define GPIO_OUT_BIT_GPIO54_to_53_MASK \
|
||||
(GPIO_OUT_BIT_GPIO54 | GPIO_OUT_BIT_GPIO53)
|
||||
#define GPIO_OUT_ENABLE_BIT_GPIO54_to_53_MASK \
|
||||
(GPIO_OUT_ENABLE_BIT_GPIO54 | GPIO_OUT_ENABLE_BIT_GPIO53)
|
||||
|
||||
static UINT8 select_socket(UINT8 socket_id)
|
||||
{
|
||||
pci_devfn_t sm_dev = PCI_DEV(0, 0x14, 0); //SMBus
|
||||
UINT8 value = 0;
|
||||
UINT8 gpio56_to_53 = 0;
|
||||
|
||||
/* Configure GPIO54,53 to select the desired socket
|
||||
* GPIO54,53 control the HC4052 S1,S0
|
||||
* S1 S0 true table
|
||||
* 0 0 channel 1 (Socket1)
|
||||
* 0 1 channel 2 (Socket2)
|
||||
* 1 0 channel 3 (Socket3)
|
||||
* 1 1 channel 4 (Socket4)
|
||||
*/
|
||||
gpio56_to_53 = pci_read_config8(sm_dev, PCI_REG_GPIO_56_to_53_CNTRL);
|
||||
value = gpio56_to_53 & (~GPIO_OUT_BIT_GPIO54_to_53_MASK);
|
||||
value |= socket_id;
|
||||
value &= (~GPIO_OUT_ENABLE_BIT_GPIO54_to_53_MASK); // 0 = Output Enabled, 1 = Tristate
|
||||
pci_write_config8(sm_dev, PCI_REG_GPIO_56_to_53_CNTRL, value);
|
||||
|
||||
return gpio56_to_53;
|
||||
}
|
||||
|
||||
static void restore_socket(UINT8 original_value)
|
||||
{
|
||||
pci_devfn_t sm_dev = PCI_DEV(0, 0x14, 0); //SMBus
|
||||
pci_write_config8(sm_dev, PCI_REG_GPIO_56_to_53_CNTRL, original_value);
|
||||
}
|
||||
#endif
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr);
|
||||
|
||||
#include <stdlib.h>
|
||||
const BIOS_CALLOUT_STRUCT BiosCallouts[] =
|
||||
{
|
||||
{AGESA_DO_RESET, agesa_Reset },
|
||||
{AGESA_READ_SPD, board_ReadSpd },
|
||||
{AGESA_READ_SPD_RECOVERY, agesa_NoopUnsupported },
|
||||
{AGESA_RUNFUNC_ONAP, agesa_RunFuncOnAp },
|
||||
{AGESA_GET_IDS_INIT_DATA, agesa_EmptyIdsInitData },
|
||||
{AGESA_HOOKBEFORE_DQS_TRAINING, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_DRAM_INIT, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_EXIT_SELF_REF, agesa_NoopSuccess },
|
||||
};
|
||||
const int BiosCalloutsLen = ARRAY_SIZE(BiosCallouts);
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr)
|
||||
{
|
||||
AGESA_STATUS Status;
|
||||
#ifdef __PRE_RAM__
|
||||
UINT8 original_value = 0;
|
||||
|
||||
if (ConfigPtr == NULL)
|
||||
return AGESA_ERROR;
|
||||
|
||||
original_value = select_socket(((AGESA_READ_SPD_PARAMS *)ConfigPtr)->SocketId);
|
||||
|
||||
Status = agesa_ReadSpd (Func, Data, ConfigPtr);
|
||||
|
||||
restore_socket(original_value);
|
||||
#else
|
||||
Status = AGESA_UNSUPPORTED;
|
||||
#endif
|
||||
|
||||
return Status;
|
||||
}
|
@@ -1,72 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
if BOARD_SUPERMICRO_H8QGI
|
||||
|
||||
config BOARD_SPECIFIC_OPTIONS
|
||||
def_bool y
|
||||
select AGESA_LEGACY
|
||||
select CPU_AMD_AGESA_FAMILY15
|
||||
select CPU_AMD_SOCKET_G34
|
||||
select NORTHBRIDGE_AMD_AGESA_FAMILY15
|
||||
select NORTHBRIDGE_AMD_CIMX_RD890
|
||||
select SOUTHBRIDGE_AMD_CIMX_SB700
|
||||
select SUPERIO_WINBOND_W83627DHG
|
||||
select SUPERIO_NUVOTON_WPCM450
|
||||
select DRIVERS_I2C_W83795
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_PIRQ_TABLE
|
||||
select HAVE_MP_TABLE
|
||||
select HAVE_ACPI_TABLES
|
||||
select BOARD_ROMSIZE_KB_2048
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
default supermicro/h8qgi
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "H8QGI"
|
||||
|
||||
config HW_MEM_HOLE_SIZEK
|
||||
hex
|
||||
default 0x200000
|
||||
|
||||
config MAX_CPUS
|
||||
int
|
||||
default 64
|
||||
|
||||
config HW_MEM_HOLE_SIZE_AUTO_INC
|
||||
bool
|
||||
default n
|
||||
|
||||
config IRQ_SLOT_COUNT
|
||||
int
|
||||
default 11
|
||||
|
||||
config ONBOARD_VGA_IS_PRIMARY
|
||||
bool
|
||||
default y
|
||||
|
||||
config VGA_BIOS
|
||||
bool
|
||||
default n
|
||||
|
||||
config VGA_BIOS_ID
|
||||
string
|
||||
depends on VGA_BIOS
|
||||
default "102b,0532"
|
||||
|
||||
endif # BOARD_SUPERMICRO_H8QGI
|
@@ -1,2 +0,0 @@
|
||||
config BOARD_SUPERMICRO_H8QGI
|
||||
bool "H8QGI"
|
@@ -1,32 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
romstage-y += rd890_cfg.c
|
||||
romstage-y += sb700_cfg.c
|
||||
romstage-y += buildOpts.c
|
||||
romstage-y += BiosCallOuts.c
|
||||
romstage-y += OemCustomize.c
|
||||
|
||||
ramstage-y += rd890_cfg.c
|
||||
ramstage-y += sb700_cfg.c
|
||||
ramstage-y += buildOpts.c
|
||||
ramstage-y += BiosCallOuts.c
|
||||
ramstage-y += OemCustomize.c
|
||||
|
||||
AGESA_PREFIX ?= $(src)/vendorcode/amd/agesa
|
||||
CIMX_PREFIX ?= $(src)/vendorcode/amd/cimx
|
||||
AGESA_ROOT ?= $(AGESA_PREFIX)/f15
|
||||
NB_CIMX_ROOT ?= $(CIMX_PREFIX)/rd890
|
||||
SB_CIMX_ROOT ?= $(CIMX_PREFIX)/sb700
|
@@ -1,69 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <PlatformMemoryConfiguration.h>
|
||||
|
||||
/*----------------------------------------------------------------------------------------
|
||||
* CUSTOMER OVERIDES MEMORY TABLE
|
||||
*----------------------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
//reference BKDG Table87: works
|
||||
#define F15_WL_SEED 0x3B //family15 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
#define SEED_A 0x54
|
||||
#define SEED_B 0x4D
|
||||
#define SEED_C 0x45
|
||||
#define SEED_D 0x40
|
||||
|
||||
#define F10_WL_SEED 0x3B //family10 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
//4B 41 51
|
||||
|
||||
/*
|
||||
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
||||
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
||||
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
||||
* use its default conservative settings.
|
||||
*/
|
||||
CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = {
|
||||
WRITE_LEVELING_SEED(
|
||||
ANY_SOCKET, ANY_CHANNEL, ALL_DIMMS,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED),
|
||||
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_A, ALL_DIMMS,
|
||||
SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A,
|
||||
SEED_A),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_B, ALL_DIMMS,
|
||||
SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B,
|
||||
SEED_B),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_C, ALL_DIMMS,
|
||||
SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C,
|
||||
SEED_C),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_D, ALL_DIMMS,
|
||||
SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D,
|
||||
SEED_D),
|
||||
|
||||
NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 2), //max 3
|
||||
PSO_END
|
||||
};
|
||||
|
||||
const struct OEM_HOOK OemCustomize = {
|
||||
};
|
@@ -1,57 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* IDS Option File
|
||||
*
|
||||
* This file is used to switch on/off IDS features.
|
||||
*
|
||||
*/
|
||||
#ifndef _OPTION_IDS_H_
|
||||
#define _OPTION_IDS_H_
|
||||
|
||||
/**
|
||||
*
|
||||
* This file generates the defaults tables for the Integrated Debug Support
|
||||
* Module. The documented build options are imported from a user controlled
|
||||
* file for processing. The build options for the Integrated Debug Support
|
||||
* Module are listed below:
|
||||
*
|
||||
* IDSOPT_IDS_ENABLED
|
||||
* IDSOPT_ERROR_TRAP_ENABLED
|
||||
* IDSOPT_CONTROL_ENABLED
|
||||
* IDSOPT_TRACING_ENABLED
|
||||
* IDSOPT_PERF_ANALYSIS
|
||||
* IDSOPT_ASSERT_ENABLED
|
||||
* IDS_DEBUG_PORT
|
||||
* IDSOPT_CAR_CORRUPTION_CHECK_ENABLED
|
||||
*
|
||||
**/
|
||||
|
||||
#define IDSOPT_IDS_ENABLED TRUE
|
||||
//#define IDSOPT_CONTROL_ENABLED TRUE
|
||||
//#define IDSOPT_TRACING_ENABLED TRUE
|
||||
//#define IDSOPT_PERF_ANALYSIS TRUE
|
||||
#define IDSOPT_ASSERT_ENABLED TRUE
|
||||
//#undef IDSOPT_DEBUG_ENABLED
|
||||
//#define IDSOPT_DEBUG_ENABLED FALSE
|
||||
//#undef IDSOPT_HOST_SIMNOW
|
||||
//#define IDSOPT_HOST_SIMNOW FALSE
|
||||
//#undef IDSOPT_HOST_HDT
|
||||
//#define IDSOPT_HOST_HDT FALSE
|
||||
//#define IDS_DEBUG_PORT 0x80
|
||||
|
||||
#endif
|
@@ -1,218 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "routing.asl"
|
||||
}
|
||||
*/
|
||||
|
||||
/* Routing is in System Bus scope */
|
||||
Scope(\_SB) {
|
||||
Name(PR0, Package(){
|
||||
/* NB devices */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, INTA, Zero },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot */
|
||||
Package() {0x0002FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
|
||||
/* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev a - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev b - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev c - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev d - PCIe Bridge for Intel 82576 Giga NIC*/
|
||||
Package() {0x000DFFFF, 0, INTG, 0 },
|
||||
|
||||
/* SB devices */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package() {0x0012FFFF, 0, INTA, 0 },
|
||||
Package() {0x0012FFFF, 1, INTB, 0 },
|
||||
Package() {0x0012FFFF, 2, INTC, 0 },
|
||||
Package() {0x0012FFFF, 3, INTD, 0 },
|
||||
|
||||
Package() {0x0013FFFF, 0, INTC, 0 },
|
||||
Package() {0x0013FFFF, 1, INTD, 0 },
|
||||
Package() {0x0013FFFF, 2, INTA, 0 },
|
||||
Package() {0x0013FFFF, 2, INTB, 0 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */
|
||||
Package(){0x0014FFFF, 0, INTA, 0 },
|
||||
Package(){0x0014FFFF, 1, INTB, 0 },
|
||||
Package(){0x0014FFFF, 2, INTC, 0 },
|
||||
Package(){0x0014FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APR0, Package(){
|
||||
/* NB devices in APIC mode */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, Zero, 55 },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot (GFX0) */
|
||||
Package() {0x0002FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
|
||||
/* Bus 0, Dev 6 - General purpose PCIe bridge 6 */
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev A - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev B - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev C - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev D - PCIe Bridge For Intel 82576 Giga NIC*/
|
||||
Package() {0x000DFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* SB devices in APIC mode */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, 0, 0x16 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package( ){0x0012FFFF, 0, 0, 16 },
|
||||
Package() {0x0012FFFF, 1, 0, 17 },
|
||||
Package() {0x0012FFFF, 2, 0, 18 },
|
||||
Package() {0x0012FFFF, 3, 0, 19 },
|
||||
|
||||
Package() {0x0013FFFF, 0, 0, 18 },
|
||||
Package() {0x0013FFFF, 1, 0, 19 },
|
||||
Package() {0x0013FFFF, 2, 0, 16 },
|
||||
Package() {0x0013FFFF, 3, 0, 17 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */
|
||||
Package() {0x0014FFFF, 0, 0, 16 },
|
||||
Package() {0x0014FFFF, 1, 0, 17 },
|
||||
Package() {0x0014FFFF, 2, 0, 18 },
|
||||
Package() {0x0014FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package() {0x0000FFFF, 0, INTC, 0 },
|
||||
Package() {0x0000FFFF, 1, INTD, 0 },
|
||||
Package() {0x0000FFFF, 2, INTA, 0 },
|
||||
Package() {0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
Name(APS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x18 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x19 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x1A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x1B },
|
||||
})
|
||||
|
||||
Name(PS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x2C },
|
||||
Package(){0x0000FFFF, 1, 0, 0x2D },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2E },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2F },
|
||||
})
|
||||
|
||||
Name(PSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 11 */
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
Name(APSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x20 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x21 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x22 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x23 },
|
||||
})
|
||||
|
||||
Name(PSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 12 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x24 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x25 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x26 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x27 },
|
||||
})
|
||||
|
||||
Name(PSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 13 */
|
||||
Package(){0x0000FFFF, 0, INTB, 0 },
|
||||
Package(){0x0000FFFF, 1, INTC, 0 },
|
||||
Package(){0x0000FFFF, 2, INTD, 0 },
|
||||
Package(){0x0000FFFF, 3, INTA, 0 },
|
||||
})
|
||||
Name(APSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x28 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x29 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2B },
|
||||
})
|
||||
}
|
@@ -1,145 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(SATA) {
|
||||
Name(_ADR, 0x00110000)
|
||||
#include "sata.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
Name(STTM, Buffer(20) {
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x1f, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
/* Start by clearing the PhyRdyChg bits */
|
||||
Method(_INI) {
|
||||
\_GPE._L1F()
|
||||
}
|
||||
|
||||
Device(PMRY)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(PMST) {
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P0IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
}/* end of PMST */
|
||||
|
||||
Device(PSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P1IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of PSLA */
|
||||
} /* end of PMRY */
|
||||
|
||||
|
||||
Device(SEDY)
|
||||
{
|
||||
Name(_ADR, 1) /* IDE Scondary Channel */
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(SMST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P2IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SMST */
|
||||
|
||||
Device(SSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P3IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SSLA */
|
||||
} /* end of SEDY */
|
||||
|
||||
/* SATA Hot Plug Support */
|
||||
Scope(\_GPE) {
|
||||
Method(_L1F,0x0,NotSerialized) {
|
||||
if (\_SB.P0PR) {
|
||||
if (LGreater(\_SB.P0IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P0PR)
|
||||
}
|
||||
|
||||
if (\_SB.P1PR) {
|
||||
if (LGreater(\_SB.P1IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P1PR)
|
||||
}
|
||||
|
||||
if (\_SB.P2PR) {
|
||||
if (LGreater(\_SB.P2IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P2PR)
|
||||
}
|
||||
|
||||
if (\_SB.P3PR) {
|
||||
if (LGreater(\_SB.P3IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P3PR)
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,157 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "usb.asl"
|
||||
}
|
||||
*/
|
||||
Method(UCOC, 0) {
|
||||
Sleep(20)
|
||||
Store(0x13,CMTI)
|
||||
Store(0,GPSL)
|
||||
}
|
||||
|
||||
/* USB Port 0 overcurrent uses Gpm 0 */
|
||||
If(LLessEqual(UOM0,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L13) {
|
||||
UCOC()
|
||||
if(LEqual(GPB0,PLC0)) {
|
||||
Not(PLC0,PLC0)
|
||||
Store(PLC0, \_SB.PT0D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 1 overcurrent uses Gpm 1 */
|
||||
If (LLessEqual(UOM1,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L14) {
|
||||
UCOC()
|
||||
if (LEqual(GPB1,PLC1)) {
|
||||
Not(PLC1,PLC1)
|
||||
Store(PLC1, \_SB.PT1D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 2 overcurrent uses Gpm 2 */
|
||||
If (LLessEqual(UOM2,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L15) {
|
||||
UCOC()
|
||||
if (LEqual(GPB2,PLC2)) {
|
||||
Not(PLC2,PLC2)
|
||||
Store(PLC2, \_SB.PT2D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 3 overcurrent uses Gpm 3 */
|
||||
If (LLessEqual(UOM3,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L16) {
|
||||
UCOC()
|
||||
if (LEqual(GPB3,PLC3)) {
|
||||
Not(PLC3,PLC3)
|
||||
Store(PLC3, \_SB.PT3D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 4 overcurrent uses Gpm 4 */
|
||||
If (LLessEqual(UOM4,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L19) {
|
||||
UCOC()
|
||||
if (LEqual(GPB4,PLC4)) {
|
||||
Not(PLC4,PLC4)
|
||||
Store(PLC4, \_SB.PT4D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 5 overcurrent uses Gpm 5 */
|
||||
If (LLessEqual(UOM5,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L1A) {
|
||||
UCOC()
|
||||
if (LEqual(GPB5,PLC5)) {
|
||||
Not(PLC5,PLC5)
|
||||
Store(PLC5, \_SB.PT5D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 6 overcurrent uses Gpm 6 */
|
||||
If (LLessEqual(UOM6,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1C) { */
|
||||
Method (_L06) {
|
||||
UCOC()
|
||||
if (LEqual(GPB6,PLC6)) {
|
||||
Not(PLC6,PLC6)
|
||||
Store(PLC6, \_SB.PT6D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 7 overcurrent uses Gpm 7 */
|
||||
If (LLessEqual(UOM7,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1D) { */
|
||||
Method (_L07) {
|
||||
UCOC()
|
||||
if (LEqual(GPB7,PLC7)) {
|
||||
Not(PLC7,PLC7)
|
||||
Store(PLC7, \_SB.PT7D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 8 overcurrent uses Gpm 8 */
|
||||
If (LLessEqual(UOM8,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L17) {
|
||||
if (LEqual(G8IS,PLC8)) {
|
||||
Not(PLC8,PLC8)
|
||||
Store(PLC8, \_SB.PT8D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 9 overcurrent uses Gpm 9 */
|
||||
If (LLessEqual(UOM9,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L0E) {
|
||||
if (LEqual(G9IS,0)) {
|
||||
Store(1,\_SB.PT9D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,87 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <string.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/acpigen.h>
|
||||
#include <arch/ioapic.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/pci.h>
|
||||
#include <device/pci_ids.h>
|
||||
|
||||
unsigned long acpi_fill_madt(unsigned long current)
|
||||
{
|
||||
device_t dev;
|
||||
u32 dword;
|
||||
u32 gsi_base = 0;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
/* create all subtables for processors */
|
||||
current = acpi_create_madt_lapics(current);
|
||||
|
||||
/* Write sp5100 IOAPIC, only one */
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sp5100,
|
||||
IO_APIC_ADDR,
|
||||
0
|
||||
);
|
||||
|
||||
/* IOAPIC on rs5690 */
|
||||
gsi_base += IO_APIC_INTERRUPTS; /* SP5100 has 24 IOAPIC entries. */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = pci_read_config32(dev, 0xFC) & 0xfffffff0;
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sr5650,
|
||||
dword,
|
||||
gsi_base
|
||||
);
|
||||
}
|
||||
|
||||
current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) current,
|
||||
0, //BUS
|
||||
0, //SOURCE
|
||||
2, //gsirq
|
||||
0 //flags
|
||||
);
|
||||
|
||||
/* 0: mean bus 0--->ISA */
|
||||
/* 0: PIC 0 */
|
||||
/* 2: APIC 2 */
|
||||
/* 5 mean: 0101 --> Edge-triggered, Active high */
|
||||
|
||||
/* create all subtables for processors */
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 0, 5, 1);
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 1, 5, 1);
|
||||
/* 1: LINT1 connect to NMI */
|
||||
|
||||
return current;
|
||||
}
|
@@ -1,6 +0,0 @@
|
||||
Board name: H8QGI+-F
|
||||
Category: server
|
||||
Board URL: http://www.supermicro.com/Aplus/motherboard/Opteron6100/SR56x0/H8QGi_-F.cfm
|
||||
ROM package: SOIC-8
|
||||
ROM protocol: SPI
|
||||
ROM socketed: n
|
@@ -1,426 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <stdlib.h>
|
||||
|
||||
#include "AGESA.h"
|
||||
#include "AdvancedApi.h"
|
||||
|
||||
/* AGESA will check the OEM configuration during preprocessing stage,
|
||||
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined
|
||||
*/
|
||||
/* MEMORY_BUS_SPEED */
|
||||
#define DDR400_FREQUENCY 200 ///< DDR 400
|
||||
#define DDR533_FREQUENCY 266 ///< DDR 533
|
||||
#define DDR667_FREQUENCY 333 ///< DDR 667
|
||||
#define DDR800_FREQUENCY 400 ///< DDR 800
|
||||
#define DDR1066_FREQUENCY 533 ///< DDR 1066
|
||||
#define DDR1333_FREQUENCY 667 ///< DDR 1333
|
||||
#define DDR1600_FREQUENCY 800 ///< DDR 1600
|
||||
#define DDR1866_FREQUENCY 933 ///< DDR 1866
|
||||
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
|
||||
|
||||
/* QUANDRANK_TYPE*/
|
||||
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM
|
||||
#define QUADRANK_UNBUFFERED 1 ///< Quadrank unbuffered DIMM
|
||||
|
||||
/* USER_MEMORY_TIMING_MODE */
|
||||
#define TIMING_MODE_AUTO 0 ///< Use best rate possible
|
||||
#define TIMING_MODE_LIMITED 1 ///< Set user top limit
|
||||
#define TIMING_MODE_SPECIFIC 2 ///< Set user specified speed
|
||||
|
||||
/* POWER_DOWN_MODE */
|
||||
#define POWER_DOWN_BY_CHANNEL 0 ///< Channel power down mode
|
||||
#define POWER_DOWN_BY_CHIP_SELECT 1 ///< Chip select power down mode
|
||||
|
||||
/* User makes option selections here
|
||||
* Comment out the items wanted to be included in the build.
|
||||
* Uncomment those items you with to REMOVE from the build.
|
||||
*/
|
||||
//#define BLDOPT_REMOVE_UDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_RDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ECC_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_BANK_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_DCT_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_NODE_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_PARALLEL_TRAINING TRUE
|
||||
//#define BLDOPT_REMOVE_ONLINE_SPARE_SUPPORT TRUE
|
||||
#define BLDOPT_REMOVE_MEM_RESTORE_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_MULTISOCKET_SUPPORT TRUE
|
||||
////#define BLDOPT_REMOVE_ACPI_PSTATES TRUE
|
||||
////#define BLDOPT_REMOVE_SRAT TRUE
|
||||
////#define BLDOPT_REMOVE_SLIT TRUE
|
||||
//#define BLDOPT_REMOVE_WHEA TRUE
|
||||
//#define BLDOPT_REMOVE_DMI TRUE
|
||||
|
||||
/*f15 Rev A1 ucode patch CpuF15OrMicrocodePatch0600011F */
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES FALSE
|
||||
|
||||
//#define BLDOPT_REMOVE_HT_ASSIST TRUE
|
||||
//#define BLDOPT_REMOVE_MSG_BASED_C1E TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PPC TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PCT TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSD TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSS TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_XPSS TRUE
|
||||
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 120000
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 0
|
||||
#define BLDCFG_VRM_INRUSH_CURRENT_LIMIT 0
|
||||
#define BLDCFG_PLAT_NUM_IO_APICS 3
|
||||
#define BLDCFG_CORE_LEVELING_MODE CORE_LEVEL_LOWEST
|
||||
#define BLDCFG_MEM_INIT_PSTATE 0
|
||||
#define BLDCFG_AMD_PSTATE_CAP_VALUE 0
|
||||
|
||||
#define BLDCFG_AMD_PLATFORM_TYPE AMD_PLATFORM_SERVER
|
||||
|
||||
#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT DDR1866_FREQUENCY
|
||||
#define BLDCFG_MEMORY_MODE_UNGANGED TRUE
|
||||
#define BLDCFG_MEMORY_QUAD_RANK_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_QUADRANK_TYPE QUADRANK_REGISTERED
|
||||
#define BLDCFG_MEMORY_RDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_UDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_SODIMM_CAPABLE FALSE
|
||||
#define BLDCFG_LIMIT_MEMORY_TO_BELOW_1TB TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_POWER_DOWN FALSE
|
||||
#define BLDCFG_POWER_DOWN_MODE POWER_DOWN_BY_CHANNEL
|
||||
#define BLDCFG_ONLINE_SPARE FALSE
|
||||
#define BLDCFG_BANK_SWIZZLE TRUE
|
||||
#define BLDCFG_TIMING_MODE_SELECT TIMING_MODE_AUTO
|
||||
#define BLDCFG_MEMORY_CLOCK_SELECT DDR1866_FREQUENCY
|
||||
#define BLDCFG_DQS_TRAINING_CONTROL TRUE
|
||||
#define BLDCFG_IGNORE_SPD_CHECKSUM FALSE
|
||||
#define BLDCFG_USE_BURST_MODE FALSE
|
||||
#define BLDCFG_MEMORY_ALL_CLOCKS_ON FALSE
|
||||
#define BLDCFG_ENABLE_ECC_FEATURE TRUE
|
||||
#define BLDCFG_ECC_REDIRECTION FALSE
|
||||
#define BLDCFG_SCRUB_IC_RATE 0
|
||||
#define BLDCFG_ECC_SYNC_FLOOD TRUE
|
||||
#define BLDCFG_ECC_SYMBOL_SIZE 4
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
/**
|
||||
* Enable Message Based C1e CPU feature in multi-socket systems.
|
||||
* BLDCFG_PLATFORM_C1E_OPDATA element be defined with a valid IO port value,
|
||||
* else the feature cannot be enabled.
|
||||
*/
|
||||
#define BLDCFG_PLATFORM_C1E_MODE C1eModeMsgBased
|
||||
#define BLDCFG_PLATFORM_C1E_OPDATA 0x80//TODO
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA1 0
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA2 0
|
||||
|
||||
#define BLDCFG_HEAP_DRAM_ADDRESS 0xB0000
|
||||
#define BLDCFG_CFG_TEMP_PCIE_MMIO_BASE_ADDRESS 0xD0000000
|
||||
#define BLDCFG_1GB_ALIGN FALSE
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME0 'C'
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME1 '0'
|
||||
//
|
||||
|
||||
// Select the platform control flow mode for performance tuning.
|
||||
#define BLDCFG_PLATFORM_CONTROL_FLOW_MODE Nfcm
|
||||
|
||||
/**
|
||||
* Enable the probe filtering performance tuning feature.
|
||||
* The probe filter provides filtering of broadcast probes to
|
||||
* improve link bandwidth and performance for multi- node systems.
|
||||
*
|
||||
* This feature may interact with other performance features.
|
||||
* TRUE -Enable the feature (default) if supported by all processors,
|
||||
* based on revision and presence of L3 cache.
|
||||
* The feature is not enabled if there are no coherent HT links.
|
||||
* FALSE -Do not enable the feature regardless of the configuration.
|
||||
*/
|
||||
//TODO enable it,
|
||||
//but AGESA set PFMode = 0; //PF Disable, HW never set PFInitDone
|
||||
//hang in F10HtAssistInit() do{...} while(PFInitDone != 1)
|
||||
#define BLDCFG_USE_HT_ASSIST FALSE
|
||||
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*/
|
||||
CONST MANUAL_BUID_SWAP_LIST ROMDATA h8qgi_manual_swaplist[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
{ //BUID Swap List
|
||||
{ //BUID Swaps
|
||||
/* Each Non-coherent chain may have a list of device swaps,
|
||||
* Each item specify a device will be swap from its current id to a new one
|
||||
*/
|
||||
/* FromID 0x00 is the chain with the southbridge */
|
||||
/* 'Move' device zero to device zero, All others are non applicable */
|
||||
{0x00, 0x00}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
},
|
||||
|
||||
{ //The ordered final BUIDs
|
||||
/* Specify the final BUID to be zero, All others are non applicable */
|
||||
0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
}
|
||||
}
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define HYPERTRANSPORT_V31_SUPPORT 1
|
||||
|
||||
#if HYPERTRANSPORT_V31_SUPPORT
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*
|
||||
*/
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA h8qgi_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 3.2GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA h8qgi_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set upstream and downstream links to 16 bit widths, and limit frequencies to 3.2GHz */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M, //Actually IO hub only support 2600M MAX
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
#else /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA h8qgi_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA h8qgi_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
#endif /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
|
||||
/**
|
||||
* HyperTransport links will typically require an equalization at high frequencies.
|
||||
* This is called deemphasis.
|
||||
*
|
||||
* Deemphasis is specified as levels, for example, -3 db.
|
||||
* There are two levels for each link, its receiver deemphasis level and its DCV level,
|
||||
* which is based on the far side transmitter's deemphasis.
|
||||
* For each link, different levels may be required at each link frequency.
|
||||
*
|
||||
* Coherent connections between processors should have an entry for the port on each processor.
|
||||
* There should be one entry for the host root port of each non-coherent chain.
|
||||
*
|
||||
* AGESA initialization code does not set deemphasis on IO Devices.
|
||||
* A default is provided for internal links of MCM processors, and
|
||||
* those links will generally not need deemphasis structures.
|
||||
*/
|
||||
CONST CPU_HT_DEEMPHASIS_LEVEL ROMDATA h8qgi_deemphasis_list[] =
|
||||
{
|
||||
/* Socket, Link, LowFreq, HighFreq, Receiver Deemphasis, Dcv Deemphasis */
|
||||
|
||||
/* Non-coherent link deemphasis. */
|
||||
{0, 2, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{0, 2, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{1, 2, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{1, 2, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{1, 2, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{1, 2, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{1, 2, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{1, 2, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{2, 0, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{2, 0, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{2, 0, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{2, 0, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{2, 0, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{2, 0, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{3, 0, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{3, 0, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{3, 0, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{3, 0, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{3, 0, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{3, 0, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
/* Coherent link deemphasis. */
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus3},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus8},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2600M, HT_FREQUENCY_MAX, DeemphasisLevelMinus11pre8, DcvLevelMinus11},
|
||||
|
||||
/* End of the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
|
||||
/**
|
||||
* For systems using socket infrastructure that permits strapping the SBI
|
||||
* address for each socket, this should be used to provide a socket ID value.
|
||||
* This is referred to as the hardware method for socket naming, and is the
|
||||
* preferred solution.
|
||||
*/
|
||||
/*
|
||||
* I do NOT know howto config socket id in simnow,
|
||||
* so use this software way to make HT works in simnow,
|
||||
* real hardware do not need this Socket Map.
|
||||
*
|
||||
* A physical socket map for a 4 G34 Sockets MCM processors topology,
|
||||
* reference the mainboard schemantic in detail.
|
||||
*
|
||||
*/
|
||||
CONST SYSTEM_PHYSICAL_SOCKET_MAP ROMDATA h8qgi_socket_map[] =
|
||||
{
|
||||
#define HT_SOCKET0 0
|
||||
#define HT_SOCKET1 1
|
||||
#define HT_SOCKET2 2
|
||||
#define HT_SOCKET3 3
|
||||
|
||||
/**
|
||||
* 0-3 are sublink 0, 4-7 are sublink 1
|
||||
*/
|
||||
#define HT_LINK0A 0
|
||||
#define HT_LINK1A 1
|
||||
#define HT_LINK2A 2
|
||||
#define HT_LINK3A 3
|
||||
#define HT_LINK0B 4
|
||||
#define HT_LINK1B 5
|
||||
#define HT_LINK2B 6
|
||||
#define HT_LINK3B 7
|
||||
|
||||
/* Source Socket, Link, Target Socket */
|
||||
{HT_SOCKET0, HT_LINK0A, HT_SOCKET1},
|
||||
{HT_SOCKET0, HT_LINK0B, HT_SOCKET3},
|
||||
{HT_SOCKET0, HT_LINK1A, HT_SOCKET1},
|
||||
{HT_SOCKET0, HT_LINK1B, HT_SOCKET3},
|
||||
{HT_SOCKET0, HT_LINK3A, HT_SOCKET2},
|
||||
{HT_SOCKET0, HT_LINK3B, HT_SOCKET2},
|
||||
|
||||
{HT_SOCKET1, HT_LINK0A, HT_SOCKET2},
|
||||
{HT_SOCKET1, HT_LINK0B, HT_SOCKET3},
|
||||
{HT_SOCKET1, HT_LINK1A, HT_SOCKET0},
|
||||
{HT_SOCKET1, HT_LINK1B, HT_SOCKET2},
|
||||
{HT_SOCKET1, HT_LINK3A, HT_SOCKET0},
|
||||
{HT_SOCKET1, HT_LINK3B, HT_SOCKET3},
|
||||
|
||||
{HT_SOCKET2, HT_LINK0A, HT_SOCKET3},
|
||||
{HT_SOCKET2, HT_LINK0B, HT_SOCKET0},
|
||||
{HT_SOCKET2, HT_LINK1A, HT_SOCKET3},
|
||||
{HT_SOCKET2, HT_LINK1B, HT_SOCKET1},
|
||||
{HT_SOCKET2, HT_LINK3A, HT_SOCKET1},
|
||||
{HT_SOCKET2, HT_LINK3B, HT_SOCKET0},
|
||||
|
||||
{HT_SOCKET3, HT_LINK0A, HT_SOCKET2},
|
||||
{HT_SOCKET3, HT_LINK0B, HT_SOCKET1},
|
||||
{HT_SOCKET3, HT_LINK1A, HT_SOCKET1},
|
||||
{HT_SOCKET3, HT_LINK1B, HT_SOCKET0},
|
||||
{HT_SOCKET3, HT_LINK3A, HT_SOCKET0},
|
||||
{HT_SOCKET3, HT_LINK3B, HT_SOCKET2},
|
||||
};
|
||||
|
||||
CONST AP_MTRR_SETTINGS ROMDATA h8qgi_ap_mtrr_list[] =
|
||||
{
|
||||
{AMD_AP_MTRR_FIX64k_00000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_80000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_A0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_E0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_E8000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F8000, 0x1818181818181818},
|
||||
{CPU_LIST_TERMINAL}
|
||||
};
|
||||
|
||||
#define BLDCFG_BUID_SWAP_LIST &h8qgi_manual_swaplist
|
||||
#define BLDCFG_HTFABRIC_LIMITS_LIST &h8qgi_cpu2cpu_limit_list
|
||||
#define BLDCFG_HTCHAIN_LIMITS_LIST &h8qgi_io_limit_list
|
||||
#define BLDCFG_PLATFORM_DEEMPHASIS_LIST &h8qgi_deemphasis_list
|
||||
#define BLDCFG_AP_MTRR_SETTINGS_LIST &h8qgi_ap_mtrr_list
|
||||
//#define BLDCFG_SYSTEM_PHYSICAL_SOCKET_MAP &h8qgi_socket_map
|
||||
|
||||
|
||||
/* Process the options...
|
||||
* This file include MUST occur AFTER the user option selection settings
|
||||
*/
|
||||
|
||||
#include "MaranelloInstall.h"
|
@@ -1,68 +0,0 @@
|
||||
#*****************************************************************************
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#*****************************************************************************
|
||||
|
||||
entries
|
||||
|
||||
0 384 r 0 reserved_memory
|
||||
384 1 e 4 boot_option
|
||||
388 4 h 0 reboot_counter
|
||||
#392 3 r 0 unused
|
||||
395 1 e 1 hw_scrubber
|
||||
396 1 e 1 interleave_chip_selects
|
||||
397 2 e 8 max_mem_clock
|
||||
399 1 e 2 multi_core
|
||||
400 1 e 1 power_on_after_fail
|
||||
412 4 e 6 debug_level
|
||||
440 4 e 9 slow_cpu
|
||||
444 1 e 1 nmi
|
||||
445 1 e 1 iommu
|
||||
456 1 e 1 ECC_memory
|
||||
728 256 h 0 user_data
|
||||
984 16 h 0 check_sum
|
||||
# Reserve the extended AMD configuration registers
|
||||
1000 24 r 0 amd_reserved
|
||||
|
||||
|
||||
|
||||
enumerations
|
||||
|
||||
#ID value text
|
||||
1 0 Disable
|
||||
1 1 Enable
|
||||
2 0 Enable
|
||||
2 1 Disable
|
||||
4 0 Fallback
|
||||
4 1 Normal
|
||||
6 6 Notice
|
||||
6 7 Info
|
||||
6 8 Debug
|
||||
6 9 Spew
|
||||
8 0 400Mhz
|
||||
8 1 333Mhz
|
||||
8 2 266Mhz
|
||||
8 3 200Mhz
|
||||
9 0 off
|
||||
9 1 87.5%
|
||||
9 2 75.0%
|
||||
9 3 62.5%
|
||||
9 4 50.0%
|
||||
9 5 37.5%
|
||||
9 6 25.0%
|
||||
9 7 12.5%
|
||||
|
||||
checksums
|
||||
|
||||
checksum 392 983 984
|
@@ -1,222 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
chip northbridge/amd/agesa/family15/root_complex
|
||||
device cpu_cluster 0 on
|
||||
chip cpu/amd/agesa/family15
|
||||
device lapic 0x20 on end #f15
|
||||
#device lapic 0x10 on end #f10
|
||||
end
|
||||
end
|
||||
device domain 0 on
|
||||
subsystemid 0x15d9 0xab11 inherit #SuperMicro
|
||||
chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
device pci 18.0 on # Put IO-HUB at link_num 0, Instead of HT Link topology
|
||||
chip northbridge/amd/cimx/rd890 # Southbridge PCI side of HT Root complex
|
||||
device pci 0.0 on end # HT Root Complex 0x9600
|
||||
device pci 0.1 off end # CLKCONFIG
|
||||
device pci 2.0 on end # GPP1 Port0 x16 SLOT4, 0x5A16
|
||||
device pci 3.0 off end # GPP1 Port1
|
||||
device pci 4.0 off end # GPP3a Port0 x4 SAS
|
||||
device pci 5.0 off end # GPP3a Port1
|
||||
device pci 6.0 off end # GPP3a Port2
|
||||
device pci 7.0 off end # GPP3a Port3
|
||||
device pci 8.0 off end # NB/SB Link P2P bridge, should be hidden at boot time
|
||||
device pci 9.0 off end # GPP3a Port4 x1 NC
|
||||
device pci a.0 off end # GPP3a Port5 x1 NC
|
||||
device pci b.0 off end # GPP2 Port0 (Not for sr5650)
|
||||
device pci c.0 off end # GPP2 Port1 (Not for sr5650/sr5670)
|
||||
device pci d.0 on end # GPP3b Port0 (Not for sr5650/sr5670) 0x5A1E, Intel 82576
|
||||
register "gpp1_configuration" = "0" # Configuration 16:0 default
|
||||
register "gpp2_configuration" = "1" # Configuration 8:8
|
||||
register "gpp3a_configuration" = "2" # 2 Configuration 4:1:1:0:0:0, 11 Configuration 1:1:1:1:1:1
|
||||
register "port_enable" = "0x2104"
|
||||
end #northbridge/amd/cimx/rd890
|
||||
chip southbridge/amd/cimx/sb700 # it is under NB/SB Link, but on the same pci bus
|
||||
device pci 11.0 on end # SATA
|
||||
device pci 12.0 on end # USB1
|
||||
device pci 12.1 on end # USB1
|
||||
device pci 12.2 on end # USB1
|
||||
device pci 13.0 on end # USB2
|
||||
device pci 13.1 on end # USB2
|
||||
device pci 13.2 on end # USB2
|
||||
device pci 14.0 on end # SM
|
||||
device pci 14.1 off end # IDE 0x439c
|
||||
device pci 14.2 off end # HDA 0x4383, h8qgi not have codec.
|
||||
device pci 14.3 on # LPC 0x439d
|
||||
chip superio/winbond/w83627dhg
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
device pnp 2e.2 on # Com1
|
||||
io 0x60 = 0x3f8
|
||||
irq 0x70 = 4
|
||||
end
|
||||
device pnp 2e.3 on # Com2
|
||||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
## though UARTs are on the NUVOTON BMC, superio only used to support PS2 KB/MS##
|
||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 0x01 #keyboard
|
||||
irq 0x72 = 0x0C #mouse
|
||||
end
|
||||
device pnp 2e.6 off # SPI
|
||||
end
|
||||
device pnp 2e.307 off # GPIO6
|
||||
end
|
||||
device pnp 2e.8 off # WDTO#, PLED
|
||||
end
|
||||
device pnp 2e.009 off # GPIO2
|
||||
end
|
||||
device pnp 2e.109 off # GPIO3
|
||||
end
|
||||
device pnp 2e.209 off # GPIO4
|
||||
end
|
||||
device pnp 2e.309 off # GPIO5
|
||||
end
|
||||
device pnp 2e.a off # ACPI
|
||||
end
|
||||
device pnp 2e.b off # HWM
|
||||
io 0x60 = 0x290
|
||||
end
|
||||
device pnp 2e.c off # PECI, SST
|
||||
end
|
||||
end #superio/winbond/w83627dhg
|
||||
chip drivers/i2c/w83795
|
||||
register "fanin_ctl1" = "0xff" # Enable monitoring of FANIN1 - FANIN8
|
||||
register "fanin_ctl2" = "0x00" # Connect FANIN11 - FANIN14 to alternate functions
|
||||
register "temp_ctl1" = "0x2a" # Enable monitoring of DTS, VSEN12, and VSEN13
|
||||
register "temp_ctl2" = "0x01" # Enable monitoring of TD1/TR1
|
||||
register "temp_dtse" = "0x03" # Enable DTS1 and DTS2
|
||||
register "volt_ctl1" = "0xff" # Enable monitoring of VSEN1 - VSEN8
|
||||
register "volt_ctl2" = "0xf7" # Enable monitoring of VSEN9 - VSEN11, 3VDD, 3VSB, and VBAT
|
||||
register "temp1_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp1)
|
||||
register "temp2_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp2)
|
||||
register "temp3_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp3)
|
||||
register "temp4_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp4)
|
||||
register "temp5_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp5)
|
||||
register "temp6_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp6)
|
||||
register "temp1_source_select" = "0x00" # Use TD1/TR1 as data source for Temp1
|
||||
register "temp2_source_select" = "0x00" # Use TD2/TR2 as data source for Temp2
|
||||
register "temp3_source_select" = "0x00" # Use TD3/TR3 as data source for Temp3
|
||||
register "temp4_source_select" = "0x00" # Use TD4/TR4 as data source for Temp4
|
||||
register "temp5_source_select" = "0x00" # Use TR5 as data source for Temp5
|
||||
register "temp6_source_select" = "0x00" # Use TR6 as data source for Temp6
|
||||
register "tr1_critical_temperature" = "85" # Set TD1/TR1 critical temperature to 85°C
|
||||
register "tr1_critical_hysteresis" = "80" # Set TD1/TR1 critical hysteresis temperature to 80°C
|
||||
register "tr1_warning_temperature" = "70" # Set TD1/TR1 warning temperature to 70°C
|
||||
register "tr1_warning_hysteresis" = "65" # Set TD1/TR1 warning hysteresis temperature to 65°C
|
||||
register "dts_critical_temperature" = "85" # Set DTS (CPU) critical temperature to 85°C
|
||||
register "dts_critical_hysteresis" = "80" # Set DTS (CPU) critical hysteresis temperature to 80°C
|
||||
register "dts_warning_temperature" = "70" # Set DTS (CPU) warning temperature to 70°C
|
||||
register "dts_warning_hysteresis" = "65" # Set DTS (CPU) warning hysteresis temperature to 65°C
|
||||
register "temp1_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp2_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp3_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp4_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp5_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp6_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp1_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp2_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp3_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp4_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp5_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp6_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "fan1_nonstop" = "7" # Set Fan 1 minimum speed
|
||||
register "fan2_nonstop" = "7" # Set Fan 2 minimum speed
|
||||
register "fan3_nonstop" = "7" # Set Fan 3 minimum speed
|
||||
register "fan4_nonstop" = "7" # Set Fan 4 minimum speed
|
||||
register "fan5_nonstop" = "7" # Set Fan 5 minimum speed
|
||||
register "fan6_nonstop" = "7" # Set Fan 6 minimum speed
|
||||
register "fan7_nonstop" = "7" # Set Fan 7 minimum speed
|
||||
register "fan8_nonstop" = "7" # Set Fan 8 minimum speed
|
||||
register "default_speed" = "100" # All fans to full speed on power up
|
||||
register "fan1_duty" = "100" # Fan 1 to full speed
|
||||
register "fan2_duty" = "100" # Fan 2 to full speed
|
||||
register "fan3_duty" = "100" # Fan 3 to full speed
|
||||
register "fan4_duty" = "100" # Fan 4 to full speed
|
||||
register "fan5_duty" = "100" # Fan 5 to full speed
|
||||
register "fan6_duty" = "100" # Fan 6 to full speed
|
||||
register "fan7_duty" = "100" # Fan 7 to full speed
|
||||
register "fan8_duty" = "100" # Fan 8 to full speed
|
||||
register "vcore1_high_limit_mv" = "1500" # VCORE1 (Node 0) high limit to 1.5V
|
||||
register "vcore1_low_limit_mv" = "900" # VCORE1 (Node 0) low limit to 0.9V
|
||||
register "vcore2_high_limit_mv" = "1500" # VCORE2 (Node 1) high limit to 1.5V
|
||||
register "vcore2_low_limit_mv" = "900" # VCORE2 (Node 1) low limit to 0.9V
|
||||
register "vsen3_high_limit_mv" = "1600" # VSEN1 (Node 0 RAM voltage) high limit to 1.6V
|
||||
register "vsen3_low_limit_mv" = "1100" # VSEN1 (Node 0 RAM voltage) low limit to 1.1V
|
||||
register "vsen4_high_limit_mv" = "1600" # VSEN2 (Node 1 RAM voltage) high limit to 1.6V
|
||||
register "vsen4_low_limit_mv" = "1100" # VSEN2 (Node 1 RAM voltage) low limit to 1.1V
|
||||
register "vsen5_high_limit_mv" = "1250" # VSEN5 (Node 0 HT link voltage) high limit to 1.25V
|
||||
register "vsen5_low_limit_mv" = "1150" # VSEN5 (Node 0 HT link voltage) low limit to 1.15V
|
||||
register "vsen6_high_limit_mv" = "1250" # VSEN6 (Node 1 HT link voltage) high limit to 1.25V
|
||||
register "vsen6_low_limit_mv" = "1150" # VSEN6 (Node 1 HT link voltage) low limit to 1.15V
|
||||
register "vsen7_high_limit_mv" = "1150" # VSEN7 (Northbridge core voltage) high limit to 1.15V
|
||||
register "vsen7_low_limit_mv" = "1050" # VSEN7 (Northbridge core voltage) low limit to 1.05V
|
||||
register "vsen8_high_limit_mv" = "1900" # VSEN8 (+1.8V) high limit to 1.9V
|
||||
register "vsen8_low_limit_mv" = "1700" # VSEN8 (+1.8V) low limit to 1.7V
|
||||
register "vsen9_high_limit_mv" = "1250" # VSEN9 (+1.2V) high limit to 1.25V
|
||||
register "vsen9_low_limit_mv" = "1150" # VSEN9 (+1.2V) low limit to 1.15V
|
||||
register "vsen10_high_limit_mv" = "1150" # VSEN10 (+1.1V) high limit to 1.15V
|
||||
register "vsen10_low_limit_mv" = "1050" # VSEN10 (+1.1V) low limit to 1.05V
|
||||
register "vsen11_high_limit_mv" = "1625" # VSEN11 (5VSB, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen11_low_limit_mv" = "1500" # VSEN11 (5VSB, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vsen12_high_limit_mv" = "1083" # VSEN12 (+12V, scaling factor ~12) high limit to 13V
|
||||
register "vsen12_low_limit_mv" = "917" # VSEN12 (+12V, scaling factor ~12) low limit to 11V
|
||||
register "vsen13_high_limit_mv" = "1625" # VSEN13 (+5V, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen13_low_limit_mv" = "1500" # VSEN13 (+5V, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vdd_high_limit_mv" = "3500" # 3VDD high limit to 3.5V
|
||||
register "vdd_low_limit_mv" = "3100" # 3VDD low limit to 3.1V
|
||||
register "vsb_high_limit_mv" = "3500" # 3VSB high limit to 3.5V
|
||||
register "vsb_low_limit_mv" = "3100" # 3VSB low limit to 3.1V
|
||||
register "vbat_high_limit_mv" = "3500" # VBAT (+3V) high limit to 3.5V
|
||||
register "vbat_low_limit_mv" = "2500" # VBAT (+3V) low limit to 2.5V
|
||||
register "smbus_aux" = "0" # Device located on primary SMBUS
|
||||
device pnp 5e on #hwm
|
||||
end
|
||||
end #drivers/i2c/w83795
|
||||
end # LPC
|
||||
device pci 14.4 on
|
||||
device pci 4.0 on end # onboard VGA
|
||||
end # PCI 0x4384
|
||||
device pci 14.5 on end # USB 3
|
||||
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
||||
end # southbridge/amd/cimx/sb700
|
||||
end # device pci 18.0
|
||||
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
device pci 18.5 on end #f15
|
||||
|
||||
register "spdAddrLookup" = "
|
||||
{
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 0
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 1
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 2
|
||||
{ {0xAC, 0xAE}, {0xA8, 0xAA}, {0xA4, 0xA6}, {0xA0, 0xA2}, }, // socket 3
|
||||
}"
|
||||
end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
end #domain
|
||||
end #northbridge/amd/agesa/family15/root_complex
|
File diff suppressed because it is too large
Load Diff
@@ -1,177 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* ACPI - create the Fixed ACPI Description Tables (FADT)
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/device.h>
|
||||
#include "Platform.h" /*sb700 platform header*/
|
||||
|
||||
#ifndef ACPI_BLK_BASE
|
||||
#define ACPI_BLK_BASE PM1_EVT_BLK_ADDRESS
|
||||
#endif
|
||||
|
||||
void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
|
||||
{
|
||||
acpi_header_t *header = &(fadt->header);
|
||||
|
||||
printk(BIOS_DEBUG, "ACPI_BLK_BASE: 0x%04x\n", ACPI_BLK_BASE);
|
||||
/* Prepare the header */
|
||||
memset((void *)fadt, 0, sizeof(acpi_fadt_t));
|
||||
memcpy(header->signature, "FACP", 4);
|
||||
header->length = 244;
|
||||
header->revision = 3;
|
||||
memcpy(header->oem_id, OEM_ID, 6);
|
||||
memcpy(header->oem_table_id, ACPI_TABLE_CREATOR, 8);
|
||||
memcpy(header->asl_compiler_id, ASLC, 4);
|
||||
header->asl_compiler_revision = 0;
|
||||
|
||||
if ((uintptr_t)facs > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: FACS lives above 4G\n");
|
||||
else
|
||||
fadt->firmware_ctrl = (uintptr_t)facs;
|
||||
|
||||
if ((uintptr_t)dsdt > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: DSDT lives above 4G\n");
|
||||
else
|
||||
fadt->dsdt = (uintptr_t)dsdt;
|
||||
|
||||
/* 3 = Workstation, 4 = Enterprise Server, 7 = Performance Server */
|
||||
fadt->preferred_pm_profile = 0x03;
|
||||
fadt->sci_int = 9;
|
||||
/* disable system management mode by setting to 0: */
|
||||
fadt->smi_cmd = 0;
|
||||
fadt->acpi_enable = 0xf0;
|
||||
fadt->acpi_disable = 0xf1;
|
||||
fadt->s4bios_req = 0x0;
|
||||
fadt->pstate_cnt = 0xe2;
|
||||
|
||||
/* RTC_En_En, TMR_En_En, GBL_EN_EN */
|
||||
outl(0x1, PM1_CNT_BLK_ADDRESS); /* set SCI_EN */
|
||||
fadt->pm1a_evt_blk = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->pm1b_evt_blk = 0x0000;
|
||||
fadt->pm1a_cnt_blk = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->pm1b_cnt_blk = 0x0000;
|
||||
fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->pm_tmr_blk = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->gpe0_blk = GPE0_BLK_ADDRESS;
|
||||
fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */
|
||||
|
||||
fadt->pm1_evt_len = 4;
|
||||
fadt->pm1_cnt_len = 2;
|
||||
fadt->pm2_cnt_len = 1;
|
||||
fadt->pm_tmr_len = 4;
|
||||
fadt->gpe0_blk_len = 8;
|
||||
fadt->gpe1_blk_len = 0;
|
||||
fadt->gpe1_base = 0;
|
||||
|
||||
fadt->cst_cnt = 0xe3;
|
||||
fadt->p_lvl2_lat = 101;
|
||||
fadt->p_lvl3_lat = 1001;
|
||||
fadt->flush_size = 0;
|
||||
fadt->flush_stride = 0;
|
||||
fadt->duty_offset = 1;
|
||||
fadt->duty_width = 3;
|
||||
fadt->day_alrm = 0; /* 0x7d these have to be */
|
||||
fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */
|
||||
fadt->century = 0; /* 0x7f to make rtc alrm work */
|
||||
fadt->iapc_boot_arch = 0x3; /* See table 5-11 */
|
||||
fadt->flags = 0x0001c1a5;/* 0x25; */
|
||||
|
||||
fadt->res2 = 0;
|
||||
|
||||
fadt->reset_reg.space_id = 1;
|
||||
fadt->reset_reg.bit_width = 8;
|
||||
fadt->reset_reg.bit_offset = 0;
|
||||
fadt->reset_reg.resv = 0;
|
||||
fadt->reset_reg.addrl = 0xcf9;
|
||||
fadt->reset_reg.addrh = 0x0;
|
||||
|
||||
fadt->reset_value = 6;
|
||||
fadt->x_firmware_ctl_l = ((uintptr_t)facs) & 0xffffffff;
|
||||
fadt->x_firmware_ctl_h = ((uint64_t)(uintptr_t)facs) >> 32;
|
||||
fadt->x_dsdt_l = ((uintptr_t)dsdt) & 0xffffffff;
|
||||
fadt->x_dsdt_h = ((uint64_t)(uintptr_t)dsdt) >> 32;
|
||||
|
||||
fadt->x_pm1a_evt_blk.space_id = 1;
|
||||
fadt->x_pm1a_evt_blk.bit_width = 32;
|
||||
fadt->x_pm1a_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_evt_blk.resv = 0;
|
||||
fadt->x_pm1a_evt_blk.addrl = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_evt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_evt_blk.space_id = 1;
|
||||
fadt->x_pm1b_evt_blk.bit_width = 4;
|
||||
fadt->x_pm1b_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_evt_blk.resv = 0;
|
||||
fadt->x_pm1b_evt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_evt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm1a_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1a_cnt_blk.bit_width = 16;
|
||||
fadt->x_pm1a_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_cnt_blk.resv = 0;
|
||||
fadt->x_pm1a_cnt_blk.addrl = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_cnt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1b_cnt_blk.bit_width = 2;
|
||||
fadt->x_pm1b_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_cnt_blk.resv = 0;
|
||||
fadt->x_pm1b_cnt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm2_cnt_blk.space_id = 1;
|
||||
fadt->x_pm2_cnt_blk.bit_width = 0;
|
||||
fadt->x_pm2_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm2_cnt_blk.resv = 0;
|
||||
fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm2_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm_tmr_blk.space_id = 1;
|
||||
fadt->x_pm_tmr_blk.bit_width = 32;
|
||||
fadt->x_pm_tmr_blk.bit_offset = 0;
|
||||
fadt->x_pm_tmr_blk.resv = 0;
|
||||
fadt->x_pm_tmr_blk.addrl = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->x_pm_tmr_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe0_blk.space_id = 1;
|
||||
fadt->x_gpe0_blk.bit_width = 32;
|
||||
fadt->x_gpe0_blk.bit_offset = 0;
|
||||
fadt->x_gpe0_blk.resv = 0;
|
||||
fadt->x_gpe0_blk.addrl = GPE0_BLK_ADDRESS;
|
||||
fadt->x_gpe0_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe1_blk.space_id = 1;
|
||||
fadt->x_gpe1_blk.bit_width = 0;
|
||||
fadt->x_gpe1_blk.bit_offset = 0;
|
||||
fadt->x_gpe1_blk.resv = 0;
|
||||
fadt->x_gpe1_blk.addrl = 0;
|
||||
fadt->x_gpe1_blk.addrh = 0x0;
|
||||
|
||||
header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t));
|
||||
}
|
@@ -1,103 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/pci.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/pirq_routing.h>
|
||||
|
||||
static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn,
|
||||
u8 link0, u16 bitmap0, u8 link1, u16 bitmap1,
|
||||
u8 link2, u16 bitmap2, u8 link3, u16 bitmap3,
|
||||
u8 slot, u8 rfu)
|
||||
{
|
||||
pirq_info->bus = bus;
|
||||
pirq_info->devfn = devfn;
|
||||
pirq_info->irq[0].link = link0;
|
||||
pirq_info->irq[0].bitmap = bitmap0;
|
||||
pirq_info->irq[1].link = link1;
|
||||
pirq_info->irq[1].bitmap = bitmap1;
|
||||
pirq_info->irq[2].link = link2;
|
||||
pirq_info->irq[2].bitmap = bitmap2;
|
||||
pirq_info->irq[3].link = link3;
|
||||
pirq_info->irq[3].bitmap = bitmap3;
|
||||
pirq_info->slot = slot;
|
||||
pirq_info->rfu = rfu;
|
||||
}
|
||||
|
||||
unsigned long write_pirq_routing_table(unsigned long addr)
|
||||
{
|
||||
|
||||
struct irq_routing_table *pirq;
|
||||
struct irq_info *pirq_info;
|
||||
u32 slot_num;
|
||||
u8 *v;
|
||||
|
||||
u8 sum = 0;
|
||||
int i;
|
||||
|
||||
/* Align the table to be 16 byte aligned. */
|
||||
addr += 15;
|
||||
addr &= ~15;
|
||||
|
||||
/* This table must be between 0xf0000 & 0x100000 */
|
||||
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
||||
|
||||
pirq = (void *)(addr);
|
||||
v = (u8 *) (addr);
|
||||
|
||||
pirq->signature = PIRQ_SIGNATURE;
|
||||
pirq->version = PIRQ_VERSION;
|
||||
|
||||
pirq->rtr_bus = 0;
|
||||
pirq->rtr_devfn = PCI_DEVFN(0x14, 4);
|
||||
|
||||
pirq->exclusive_irqs = 0;
|
||||
|
||||
pirq->rtr_vendor = 0x1002;
|
||||
pirq->rtr_device = 0x4384;
|
||||
|
||||
pirq->miniport_data = 0;
|
||||
|
||||
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
||||
|
||||
pirq_info = (void *)(&pirq->checksum + 1);
|
||||
slot_num = 0;
|
||||
|
||||
/* pci bridge */
|
||||
write_pirq_info(pirq_info, 0, PCI_DEVFN(0x14, 4),
|
||||
0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0,
|
||||
0);
|
||||
pirq_info++;
|
||||
|
||||
slot_num++;
|
||||
|
||||
pirq->size = 32 + 16 * slot_num;
|
||||
|
||||
for (i = 0; i < pirq->size; i++)
|
||||
sum += v[i];
|
||||
|
||||
sum = pirq->checksum - sum;
|
||||
|
||||
if (sum != pirq->checksum) {
|
||||
pirq->checksum = sum;
|
||||
}
|
||||
|
||||
printk(BIOS_INFO, "write_pirq_routing_table done.\n");
|
||||
|
||||
return (unsigned long)pirq_info;
|
||||
|
||||
}
|
@@ -1,69 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/device.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/pci_def.h>
|
||||
#include <NbPlatform.h>
|
||||
|
||||
void set_pcie_dereset(void *nbconfig);
|
||||
void set_pcie_reset(void *nbconfig);
|
||||
|
||||
/**
|
||||
*
|
||||
*/
|
||||
void set_pcie_reset(void *nbconfig)
|
||||
{
|
||||
}
|
||||
|
||||
/**
|
||||
* Mainboard specific RD890 CIMx callback
|
||||
* Release Resets to PCIe Links
|
||||
* For Both SR56X0 chips, PCIE_RESET_GPIO1 to reset pcie
|
||||
*/
|
||||
void set_pcie_dereset(void *nbconfig)
|
||||
{
|
||||
//u32 nb_dev = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
u32 i;
|
||||
u32 val;
|
||||
u32 nb_addr;
|
||||
|
||||
val = 0x00000007UL;
|
||||
AMD_NB_CONFIG_BLOCK *pConfig = (AMD_NB_CONFIG_BLOCK*)nbconfig;
|
||||
for (i = 0; i < MAX_NB_COUNT; i ++) {
|
||||
nb_addr = pConfig->Northbridges[i].NbPciAddress.AddressValue | NB_HTIU_INDEX;
|
||||
LibNbPciIndexRMW(nb_addr,
|
||||
NB_HTIU_REGA8,
|
||||
AccessS3SaveWidth32,
|
||||
~val,
|
||||
val,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************************
|
||||
* enable the dedicated function in h8qgi board.
|
||||
*************************************************/
|
||||
static void mainboard_enable(device_t dev)
|
||||
{
|
||||
printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");
|
||||
}
|
||||
|
||||
struct chip_operations mainboard_ops = {
|
||||
.enable_dev = mainboard_enable,
|
||||
};
|
@@ -1,174 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <console/console.h>
|
||||
#include <arch/smp/mpspec.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
|
||||
static void *smp_write_config_table(void *v)
|
||||
{
|
||||
struct mp_config_table *mc;
|
||||
int bus_isa;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
device_t dev;
|
||||
u32 *dword;
|
||||
|
||||
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||||
mptable_init(mc, LOCAL_APIC_ADDR);
|
||||
|
||||
smp_write_processors(mc);
|
||||
mptable_write_buses(mc, NULL, &bus_isa);
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
||||
if (dev) {
|
||||
/* Set SP5100 IOAPIC ID */
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0x74) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sp5100, 0x20, dword);
|
||||
|
||||
#ifdef UNUSED_CODE
|
||||
u8 byte;
|
||||
/* Initialize interrupt mapping */
|
||||
/* aza */
|
||||
byte = pci_read_config8(dev, 0x63);
|
||||
byte &= 0xf8;
|
||||
byte |= 0; /* 0: INTA, ...., 7: INTH */
|
||||
pci_write_config8(dev, 0x63, byte);
|
||||
/* SATA */
|
||||
dword = pci_read_config32(dev, 0xAC);
|
||||
dword = dword & ~(7 << 26);
|
||||
dword = dword | (6 << 26); /* 0: INTA, ...., 7: INTH */
|
||||
/* dword |= 1 << 22; PIC and APIC co exists */
|
||||
pci_write_config32(dev, 0xAC, dword);
|
||||
#endif
|
||||
|
||||
/*
|
||||
* 00:12.0: PROG SATA : INT F
|
||||
* 00:13.0: INTA USB_0
|
||||
* 00:13.1: INTB USB_1
|
||||
* 00:13.2: INTC USB_2
|
||||
* 00:13.3: INTD USB_3
|
||||
* 00:13.4: INTC USB_4
|
||||
* 00:13.5: INTD USB2
|
||||
* 00:14.1: INTA IDE
|
||||
* 00:14.2: Prog HDA : INT E
|
||||
* 00:14.5: INTB ACI
|
||||
* 00:14.6: INTB MCI
|
||||
*/
|
||||
|
||||
/* Set RS5650 IOAPIC ID */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0xFC) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sr5650, 0x20, dword);
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
/* I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
#define IO_LOCAL_INT(type, intr, apicid, pin) \
|
||||
smp_write_lintsrc(mc, (type), MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, bus_isa, (intr), (apicid), (pin));
|
||||
|
||||
mptable_add_isa_interrupts(mc, bus_isa, apicid_sp5100, 0);
|
||||
|
||||
/* PCI interrupts are level triggered, and are
|
||||
* associated with a specific bus/device/function tuple.
|
||||
*/
|
||||
#define PCI_INT(bus, dev, int_sign, pin) \
|
||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, (bus), (((dev)<<2)|(int_sign)), apicid_sp5100, (pin))
|
||||
|
||||
/* SMBUS */
|
||||
//PCI_INT(0x0, 0x14, 0x0, 0x10); //not generate interrupt, 3Ch hardcoded to 0
|
||||
|
||||
/* HD Audio */
|
||||
PCI_INT(0x0, 0x14, 0x2, 0x10);
|
||||
|
||||
/* USB */
|
||||
/* OHCI0, OHCI1 hard-wired to 01h, corresponding to using INTA# */
|
||||
/* EHCI hard-wired to 02h, corresponding to using INTB# */
|
||||
/* USB1 */
|
||||
PCI_INT(0x0, 0x12, 0x0, 0x10); /* OHCI0 Port 0~2 */
|
||||
PCI_INT(0x0, 0x12, 0x1, 0x10); /* OHCI1 Port 3~5 */
|
||||
PCI_INT(0x0, 0x12, 0x2, 0x11); /* EHCI Port 0~5 */
|
||||
|
||||
/* USB2 */
|
||||
PCI_INT(0x0, 0x13, 0x0, 0x10); /* OHCI0 Port 6~8 */
|
||||
PCI_INT(0x0, 0x13, 0x1, 0x10); /* OHCI1 Port 9~11 */
|
||||
PCI_INT(0x0, 0x13, 0x2, 0x11); /* EHCI Port 6~11 */
|
||||
|
||||
/* USB3 EHCI hard-wired to 03h, corresponding to using INTC# */
|
||||
PCI_INT(0x0, 0x14, 0x5, 0x12); /* OHCI0 Port 12~13 */
|
||||
|
||||
/* SATA */
|
||||
PCI_INT(0x0, 0x11, 0x0, 0x16); //6, INTG
|
||||
|
||||
/* PCI slots */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 4));
|
||||
if (dev && dev->enabled) {
|
||||
u8 bus_pci = dev->link_list->secondary;
|
||||
/* PCI_SLOT 0. */
|
||||
PCI_INT(bus_pci, 0x5, 0x0, 0x14);
|
||||
PCI_INT(bus_pci, 0x5, 0x1, 0x15);
|
||||
PCI_INT(bus_pci, 0x5, 0x2, 0x16);
|
||||
PCI_INT(bus_pci, 0x5, 0x3, 0x17);
|
||||
|
||||
/* PCI_SLOT 1. */
|
||||
PCI_INT(bus_pci, 0x6, 0x0, 0x15);
|
||||
PCI_INT(bus_pci, 0x6, 0x1, 0x16);
|
||||
PCI_INT(bus_pci, 0x6, 0x2, 0x17);
|
||||
PCI_INT(bus_pci, 0x6, 0x3, 0x14);
|
||||
|
||||
/* PCI_SLOT 2. */
|
||||
PCI_INT(bus_pci, 0x7, 0x0, 0x16);
|
||||
PCI_INT(bus_pci, 0x7, 0x1, 0x17);
|
||||
PCI_INT(bus_pci, 0x7, 0x2, 0x14);
|
||||
PCI_INT(bus_pci, 0x7, 0x3, 0x15);
|
||||
}
|
||||
|
||||
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
IO_LOCAL_INT(mp_ExtINT, 0, MP_APIC_ALL, 0x0);
|
||||
IO_LOCAL_INT(mp_NMI, 0, MP_APIC_ALL, 0x1);
|
||||
/* There is no extension information... */
|
||||
|
||||
/* Compute the checksums */
|
||||
return mptable_finalize(mc);
|
||||
}
|
||||
|
||||
unsigned long write_smp_table(unsigned long addr)
|
||||
{
|
||||
void *v;
|
||||
v = smp_write_floating_table(addr, 0);
|
||||
return (unsigned long)smp_write_config_table(v);
|
||||
}
|
@@ -1,50 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _PLATFORM_CFG_H_
|
||||
#define _PLATFORM_CFG_H_
|
||||
|
||||
|
||||
/* northbridge customize options */
|
||||
/**
|
||||
* Max number of northbridges in the system
|
||||
*/
|
||||
#define MAX_NB_COUNT 1 //TODO: only 1 NB tested
|
||||
|
||||
/**
|
||||
* Enable check for PCIe endpoint to be ready for PCI enumeration.
|
||||
*
|
||||
*/
|
||||
//#define EPREADY_WORKAROUND_DISABLED
|
||||
|
||||
/**
|
||||
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
|
||||
*
|
||||
*/
|
||||
#define IOMMU_SUPPORT_DISABLE //TODO: enable it
|
||||
|
||||
/**
|
||||
* Disable server PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define HOTPLUG_SUPPORT_DISABLED
|
||||
|
||||
/**
|
||||
* Disable support for device number remapping for PCIe portsserver PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define DEVICE_REMAP_DISABLE
|
||||
|
||||
#endif //_PLATFORM_CFG_H_
|
@@ -1,268 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "NbPlatform.h"
|
||||
#include "rd890_cfg.h"
|
||||
#include "northbridge/amd/cimx/rd890/chip.h"
|
||||
#include "nbInitializer.h"
|
||||
#include <string.h>
|
||||
#include <arch/ioapic.h>
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
#include <device/device.h>
|
||||
extern void set_pcie_reset(void *config);
|
||||
extern void set_pcie_dereset(void *config);
|
||||
|
||||
/**
|
||||
* Platform dependent configuration at ramstage
|
||||
*/
|
||||
static void nb_platform_config(device_t nb_dev, AMD_NB_CONFIG *NbConfigPtr)
|
||||
{
|
||||
u16 i;
|
||||
PCIE_CONFIG *pPcieConfig = NbConfigPtr->pPcieConfig;
|
||||
//AMD_NB_CONFIG_BLOCK *ConfigPtr = GET_BLOCK_CONFIG_PTR(NbConfigPtr);
|
||||
struct northbridge_amd_cimx_rd890_config *rd890_info = NULL;
|
||||
DEFAULT_PLATFORM_CONFIG(platform_config);
|
||||
|
||||
/* update the platform depentent configuration by devicetree */
|
||||
rd890_info = nb_dev->chip_info;
|
||||
platform_config.PortEnableMap = rd890_info->port_enable;
|
||||
if (rd890_info->gpp1_configuration == 0) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp1_configuration == 1) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
if (rd890_info->gpp2_configuration == 0) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp2_configuration == 1) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
platform_config.Gpp3aConfig = rd890_info->gpp3a_configuration;
|
||||
|
||||
if (platform_config.Gpp1Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[0] = platform_config.Gpp1Config;
|
||||
}
|
||||
if (platform_config.Gpp2Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[1] = platform_config.Gpp2Config;
|
||||
}
|
||||
if (platform_config.Gpp3aConfig != 0) {
|
||||
pPcieConfig->CoreConfiguration[2] = platform_config.Gpp3aConfig;
|
||||
}
|
||||
|
||||
pPcieConfig->TempMmioBaseAddress = (UINT16)(platform_config.TemporaryMmio >> 20);
|
||||
for (i = 0; i <= MAX_CORE_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].SkipConfiguration = OFF;
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].PerformanceMode = OFF;
|
||||
}
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen2;
|
||||
}
|
||||
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
if ((platform_config.PortEnableMap & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortPresent = ON;
|
||||
if ((platform_config.PortGen1Map & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen1;
|
||||
}
|
||||
if ((platform_config.PortHotplugMap & (1 << i)) != 0) {
|
||||
u16 j;
|
||||
pPcieConfig->PortConfiguration[i].PortHotplug = ON; /* Enable Hotplug */
|
||||
/* Set Hotplug descriptor info */
|
||||
for (j = 0; j < 8; j++) {
|
||||
u32 PortDescriptor;
|
||||
PortDescriptor = platform_config.PortHotplugDescriptors[j];
|
||||
if ((PortDescriptor & 0xF) == j) {
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugDevMap = (PortDescriptor >> 4) & 3;
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugByteMap = (PortDescriptor >> 6) & 1;
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
#endif // __PRE_RAM__
|
||||
|
||||
/**
|
||||
* @brief Entry point of Northbridge CIMx callout/CallBack
|
||||
*
|
||||
* prototype AGESA_STATUS (*CALLOUT_ENTRY) (UINT32 Param1, UINTN Param2, VOID* ConfigPtr);
|
||||
*
|
||||
* @param[in] func Northbridge CIMx CallBackId
|
||||
* @param[in] data Northbridge Input Data.
|
||||
* @param[in] *config Northbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
static u32 rd890_callout_entry(u32 func, uintptr_t data, void *config)
|
||||
{
|
||||
u32 ret = 0;
|
||||
#ifndef __PRE_RAM__
|
||||
device_t nb_dev = (device_t)data;
|
||||
#endif
|
||||
AMD_NB_CONFIG *nbConfigPtr = (AMD_NB_CONFIG*)config;
|
||||
|
||||
switch (func) {
|
||||
case PHCB_AmdPortTrainingCompleted:
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetDeassert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_dereset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetAssert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_reset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetSupported:
|
||||
break;
|
||||
case PHCB_AmdGeneratePciReset:
|
||||
break;
|
||||
case PHCB_AmdGetExclusionTable:
|
||||
break;
|
||||
case PHCB_AmdAllocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdUpdateApicInterruptMapping:
|
||||
break;
|
||||
case PHCB_AmdFreeBuffer:
|
||||
break;
|
||||
case PHCB_AmdLocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdReportEvent:
|
||||
break;
|
||||
case PHCB_AmdPcieAsmpInfo:
|
||||
break;
|
||||
|
||||
case CB_AmdSetNbPorConfig:
|
||||
break;
|
||||
case CB_AmdSetHtConfig:
|
||||
/*TODO: different HT path and deempasis for each NB */
|
||||
nbConfigPtr->pHtConfig->NbTransmitterDeemphasis = DEFAULT_HT_DEEMPASIES;
|
||||
|
||||
break;
|
||||
case CB_AmdSetPcieEarlyConfig:
|
||||
#ifndef __PRE_RAM__
|
||||
nb_platform_config(nb_dev, nbConfigPtr);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetEarlyPostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetMidPostConfig:
|
||||
nbConfigPtr->pNbConfig->IoApicBaseAddress = IO_APIC_ADDR;
|
||||
#ifndef IOMMU_SUPPORT_DISABLE //TODO enable iommu
|
||||
/* SBIOS must alloc 16K memory for IOMMU MMIO */
|
||||
UINT32 MmcfgBarAddress; //using default IOmmuBaseAddress
|
||||
LibNbPciRead(nbConfigPtr->NbPciAddress.AddressValue | 0x1C,
|
||||
AccessWidth32,
|
||||
&MmcfgBarAddress,
|
||||
nbConfigPtr);
|
||||
MmcfgBarAddress &= ~0xf;
|
||||
if (MmcfgBarAddress != 0) {
|
||||
nbConfigPtr->IommuBaseAddress = MmcfgBarAddress;
|
||||
}
|
||||
nbConfigPtr->IommuBaseAddress = 0; //disable iommu
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetLatePostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetRecoveryConfig:
|
||||
break;
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
* @brief North Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig)
|
||||
{
|
||||
u16 i = 0;
|
||||
PCI_ADDR PciAddress;
|
||||
u32 val, sbNode, sbLink;
|
||||
|
||||
if (!pConfig) {
|
||||
return;
|
||||
}
|
||||
|
||||
memset(pConfig, 0, sizeof(AMD_NB_CONFIG_BLOCK));
|
||||
for (i = 0; i < MAX_NB_COUNT; i++) {
|
||||
pConfig->Northbridges[i].pNbConfig = &nbConfig[i];
|
||||
pConfig->Northbridges[i].pHtConfig = &htConfig[i];
|
||||
pConfig->Northbridges[i].pPcieConfig = &pcieConfig[i];
|
||||
pConfig->Northbridges[i].ConfigPtr = &pConfig;
|
||||
}
|
||||
|
||||
/* Initialize all NB structures */
|
||||
AmdInitializer(pConfig);
|
||||
|
||||
pConfig->NumberOfNorthbridges = MAX_NB_COUNT - 1; /* Support limited to primary NB only located at 0:0:0 */
|
||||
pConfig->StandardHeader.PcieBasePtr = (VOID *)PCIEX_BASE_ADDRESS;
|
||||
pConfig->StandardHeader.CalloutPtr = &rd890_callout_entry;
|
||||
|
||||
/*
|
||||
* PCI Address to Access NB. Depends on HT topology and configuration for multi NB platform.
|
||||
* Always 0:0:0 on single NB platform.
|
||||
*/
|
||||
pConfig->Northbridges[0].NbPciAddress.AddressValue = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
|
||||
/* Set HT path to NB by SbNode and SbLink */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x60);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbNode = (val >> 8) & 0x07;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x64);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbLink = (val >> 8) & 0x07; //assum ganged
|
||||
pConfig->Northbridges[0].NbHtPath.NodeID = sbNode;
|
||||
pConfig->Northbridges[0].NbHtPath.LinkID = sbLink;
|
||||
//TODO: other NBs
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* If temporrary MMIO enable set up CPU MMIO */
|
||||
for (i = 0; i <= pConfig->NumberOfNorthbridges; i++) {
|
||||
UINT32 MmioBase;
|
||||
UINT32 LinkId;
|
||||
UINT32 SubLinkId;
|
||||
MmioBase = pConfig->Northbridges[i].pPcieConfig->TempMmioBaseAddress;
|
||||
if (MmioBase != 0) {
|
||||
LinkId = pConfig->Northbridges[i].NbHtPath.LinkID & 0xf;
|
||||
SubLinkId = ((pConfig->Northbridges[i].NbHtPath.LinkID & 0xF0) == 0x20) ? 1 : 0;
|
||||
/* Set Limit */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x84),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
((MmioBase << 12) + 0xF00) | (LinkId << 4) | (SubLinkId << 6),
|
||||
&(pConfig->Northbridges[i]));
|
||||
/* Set Base */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x80),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
(MmioBase << 12) | 0x3,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
#endif
|
||||
}
|
@@ -1,169 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _RD890_CFG_H_
|
||||
#define _RD890_CFG_H_
|
||||
|
||||
#include "NbPlatform.h"
|
||||
|
||||
/* platform dependent configuration default value */
|
||||
|
||||
/**
|
||||
* Path from CPU to NB
|
||||
* [0..7] - Node (0..8)
|
||||
* [8..11] - Link (0..3)
|
||||
* [12..15] - Sublink (1..2), If NB connected to full link than Sublink should be set to 0.
|
||||
*/
|
||||
#ifndef DEFAULT_HT_PATH
|
||||
#if IS_ENABLED(CONFIG_CPU_AMD_AGESA_FAMILY15)
|
||||
#define DEFAULT_HT_PATH {0x0, 0x1}
|
||||
#else /* FAMILY10 */
|
||||
#define DEFAULT_HT_PATH {0x0, 0x3}
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of enabled ports on NB #0/1/2/3
|
||||
* Bit[0] - Reserved
|
||||
* Bit[1] - Reserved
|
||||
* Bit[2] - Enable PCIe port 2
|
||||
* Bit[3] - Enable PCIe port 3
|
||||
* Bit[4] - Enable PCIe port 4
|
||||
* Bit[5] - Enable PCIe port 5
|
||||
* Bit[6] - Enable PCIe port 2
|
||||
* Bit[7] - Enable PCIe port 7
|
||||
* Bit[8] - Reserved
|
||||
* Bit[9] - Enable PCIe port 9
|
||||
* Bit[10]- Enable PCIe port 10
|
||||
* Bit[11]- Enable PCIe port 11
|
||||
* Bit[12]- Enable PCIe port 12
|
||||
* Bit[13]- Enable PCIe port 13
|
||||
* Example:
|
||||
* port_enable = 0x14
|
||||
* Port 2 and 4 enabled for training/initialization
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_ENABLE_MAP
|
||||
#define DEFAULT_PORT_ENABLE_MAP 0x0014
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have slot or onboard device connected.
|
||||
* Example force PCIe Gen1 supporton port 2 and 4 (DEFAULT_PORT_ENABLE_MAP = BIT2 | BIT4)
|
||||
* define DEFAULT_PORT_FORCE_GEN1 0x604
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_FORCE_GEN1
|
||||
#define DEFAULT_PORT_FORCE_GEN1 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have server hotplug support
|
||||
*/
|
||||
#ifndef DEFAULT_HOTPLUG_SUPPORT
|
||||
#define DEFAULT_HOTPLUG_SUPPORT 0x0
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_HOTPLUG_DESCRIPTOR
|
||||
#define DEFAULT_HOTPLUG_DESCRIPTOR {0, 0, 0, 0, 0, 0, 0, 0}
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_TEMPMMIO_BASE_ADDRESS
|
||||
#define DEFAULT_TEMPMMIO_BASE_ADDRESS 0xD0000000
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP1 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP1_CONFIG
|
||||
#define DEFAULT_GPP1_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP2 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP2_CONFIG
|
||||
#define DEFAULT_GPP2_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP3a core configuraton on NB #0/1/2/3.
|
||||
* 4:2:0:0:0:0 - GPP_CONFIG_GPP420000, 0x1
|
||||
* 4:1:1:0:0:0 - GPP_CONFIG_GPP411000, 0x2
|
||||
* 2:2:2:0:0:0 - GPP_CONFIG_GPP222000, 0x3
|
||||
* 2:2:1:1:0:0 - GPP_CONFIG_GPP221100, 0x4
|
||||
* 2:1:1:1:1:0 - GPP_CONFIG_GPP211110, 0x5
|
||||
* 1:1:1:1:1:1 - GPP_CONFIG_GPP111111, 0x6
|
||||
*/
|
||||
#ifndef DEFAULT_GPP3A_CONFIG
|
||||
#define DEFAULT_GPP3A_CONFIG GPP_CONFIG_GPP111111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* Default HT Transmitter de-emphasis setting
|
||||
*/
|
||||
#ifndef DEFAULT_HT_DEEMPASIES
|
||||
#define DEFAULT_HT_DEEMPASIES 0x3
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default APIC nterrupt base for IOAPIC
|
||||
*/
|
||||
#ifndef DEFAULT_APIC_INTERRUPT_BASE
|
||||
#define DEFAULT_APIC_INTERRUPT_BASE 24
|
||||
#endif
|
||||
|
||||
|
||||
#define DEFAULT_PLATFORM_CONFIG(name) \
|
||||
NB_PLATFORM_CONFIG name = { \
|
||||
DEFAULT_PORT_ENABLE_MAP, \
|
||||
DEFAULT_PORT_FORCE_GEN1, \
|
||||
DEFAULT_HOTPLUG_SUPPORT, \
|
||||
DEFAULT_HOTPLUG_DESCRIPTOR, \
|
||||
DEFAULT_TEMPMMIO_BASE_ADDRESS, \
|
||||
DEFAULT_GPP1_CONFIG, \
|
||||
DEFAULT_GPP2_CONFIG, \
|
||||
DEFAULT_GPP3A_CONFIG, \
|
||||
DEFAULT_HT_DEEMPASIES, \
|
||||
/*DEFAULT_HT_PATH,*/ \
|
||||
DEFAULT_APIC_INTERRUPT_BASE, \
|
||||
}
|
||||
|
||||
/**
|
||||
* Platform configuration
|
||||
*/
|
||||
typedef struct {
|
||||
UINT16 PortEnableMap; ///< Bitmap of enabled ports
|
||||
UINT16 PortGen1Map; ///< Bitmap of ports to disable Gen2
|
||||
UINT16 PortHotplugMap; ///< Bitmap of ports support hotplug
|
||||
UINT8 PortHotplugDescriptors[8];///< Ports Hotplug descriptors
|
||||
UINT32 TemporaryMmio; ///< Temporary MMIO
|
||||
UINT32 Gpp1Config; ///< Default PCIe GFX core configuration
|
||||
UINT32 Gpp2Config; ///< Default PCIe GPP2 core configuration
|
||||
UINT32 Gpp3aConfig; ///< Default PCIe GPP3a core configuration
|
||||
UINT8 NbTransmitterDeemphasis; ///< HT transmitter de-emphasis level
|
||||
// HT_PATH NbHtPath; ///< HT path to NB
|
||||
UINT8 GlobalApicInterruptBase; ///< Global APIC interrupt base that is used in MADT table for IO APIC.
|
||||
} NB_PLATFORM_CONFIG;
|
||||
|
||||
/**
|
||||
* Bridge CIMx configuration
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig);
|
||||
|
||||
#endif //_RD890_CFG_H_
|
@@ -1,118 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <lib.h>
|
||||
#include <reset.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/io.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/stages.h>
|
||||
#include <cpu/x86/bist.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
#include <cpu/amd/car.h>
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/agesa_helper.h>
|
||||
#include <northbridge/amd/agesa/family15/reset_test.h>
|
||||
#include <nb_cimx.h>
|
||||
#include <sb_cimx.h>
|
||||
#include <superio/nuvoton/wpcm450/wpcm450.h>
|
||||
#include <superio/winbond/common/winbond.h>
|
||||
#include <superio/winbond/w83627dhg/w83627dhg.h>
|
||||
|
||||
/* though UARTs are on the NUVOTON BMC, port 0x164E
|
||||
* PS2 keyboard and mouse are on SUPERIO_WINBOND_W83627DHG, port 0x2E
|
||||
*/
|
||||
#define SIO_PORT 0x164e
|
||||
|
||||
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
/* Must come first to enable PCI MMCONF. */
|
||||
amd_initmmio();
|
||||
|
||||
post_code(0x31);
|
||||
|
||||
/* Halt if there was a built in self test failure */
|
||||
post_code(0x33);
|
||||
report_bist_failure(bist);
|
||||
|
||||
sb7xx_51xx_enable_wideio(0, 0x1600); /* though UARTs are on the NUVOTON BMC */
|
||||
wpcm450_enable_dev(WPCM450_SP1, SIO_PORT, CONFIG_TTYS0_BASE);
|
||||
sb7xx_51xx_disable_wideio(0);
|
||||
post_code(0x34);
|
||||
|
||||
post_code(0x35);
|
||||
console_init();
|
||||
|
||||
val = cpuid_eax(1);
|
||||
printk(BIOS_DEBUG, "BSP Family_Model: %08x\n", val);
|
||||
printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx\n", cpu_init_detectedx);
|
||||
|
||||
post_code(0x37);
|
||||
agesawrapper_amdinitreset();
|
||||
|
||||
if (!cpu_init_detectedx && boot_cpu()) {
|
||||
post_code(0x38);
|
||||
/*
|
||||
* SR5650/5670/5690 RD890 chipset, read pci config space hang at POR,
|
||||
* Disable all Pcie Bridges to work around It.
|
||||
*/
|
||||
sr56x0_rd890_disable_pcie_bridge();
|
||||
post_code(0x39);
|
||||
nb_Poweron_Init();
|
||||
post_code(0x3A);
|
||||
sb_Poweron_Init();
|
||||
}
|
||||
post_code(0x3B);
|
||||
agesawrapper_amdinitearly();
|
||||
|
||||
post_code(0x3C);
|
||||
/* W83627DHG pin89,90 function select is RSTOUT3#, RSTOUT2# by default.
|
||||
* In order to access W83795G/ADG HWM using I2C protocol,
|
||||
* we select function to SDA, SCL function (or GP33, GP32 function).
|
||||
*/
|
||||
w83627dhg_enable_i2c(PNP_DEV(0x2E, W83627DHG_SPI));
|
||||
|
||||
nb_Ht_Init();
|
||||
post_code(0x3D);
|
||||
/* Reset for HT, FIDVID, PLL and ucode patch(errata) changes to take affect. */
|
||||
if (!warm_reset_detect(0)) {
|
||||
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
|
||||
distinguish_cpu_resets(0);
|
||||
soft_reset();
|
||||
die("After soft_reset - shouldn't see this message!!!\n");
|
||||
}
|
||||
|
||||
post_code(0x40);
|
||||
agesawrapper_amdinitpost();
|
||||
|
||||
post_code(0x41);
|
||||
agesawrapper_amdinitenv();
|
||||
post_code(0x42);
|
||||
|
||||
post_code(0x50);
|
||||
printk(BIOS_DEBUG, "Disabling cache as RAM ");
|
||||
disable_cache_as_ram();
|
||||
printk(BIOS_DEBUG, "done\n");
|
||||
|
||||
post_code(0x51);
|
||||
copy_and_run();
|
||||
|
||||
/* We will not return, Should never see this message and post code. */
|
||||
printk(BIOS_DEBUG, "should not be here -\n");
|
||||
post_code(0x54);
|
||||
}
|
@@ -1,140 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h> /* printk */
|
||||
#include "Platform.h"
|
||||
#include "sb700_cfg.h"
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_config)
|
||||
{
|
||||
if (!sb_config) {
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - No sb_config.\n");
|
||||
return;
|
||||
}
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - Start.\n");
|
||||
memset(sb_config, 0, sizeof(AMDSBCFG));
|
||||
|
||||
/* SB_POWERON_INIT */
|
||||
sb_config->StdHeader.Func = SB_POWERON_INIT;
|
||||
|
||||
/* header */
|
||||
sb_config->StdHeader.pPcieBase = PCIEX_BASE_ADDRESS;
|
||||
|
||||
/* static Build Parameters */
|
||||
sb_config->BuildParameters.BiosSize = BIOS_SIZE;
|
||||
sb_config->BuildParameters.LegacyFree = LEGACY_FREE;
|
||||
sb_config->BuildParameters.EcKbd = 0;
|
||||
sb_config->BuildParameters.EcChannel0 = 0;
|
||||
sb_config->BuildParameters.Smbus0BaseAddress = SMBUS0_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.Smbus1BaseAddress = SMBUS1_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SioPmeBaseAddress = SIO_PME_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.WatchDogTimerBase = WATCHDOG_TIMER_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SpiRomBaseAddress = SPI_BASE_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.AcpiPm1EvtBlkAddr = PM1_EVT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPm1CntBlkAddr = PM1_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPmTmrBlkAddr = PM1_TMR_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.CpuControlBlkAddr = CPU_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiGpe0BlkAddr = GPE0_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.SmiCmdPortAddr = SMI_CMD_PORT;
|
||||
sb_config->BuildParameters.AcpiPmaCntBlkAddr = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.SataIDESsid = SATA_IDE_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAIDSsid = SATA_RAID_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAID5Ssid = SATA_RAID5_MODE_SSID;
|
||||
sb_config->BuildParameters.SataAHCISsid = SATA_AHCI_SSID;
|
||||
sb_config->BuildParameters.Ohci0Ssid = OHCI0_SSID;
|
||||
sb_config->BuildParameters.Ohci1Ssid = OHCI1_SSID;
|
||||
sb_config->BuildParameters.Ohci2Ssid = OHCI2_SSID;
|
||||
sb_config->BuildParameters.Ohci3Ssid = OHCI3_SSID;
|
||||
sb_config->BuildParameters.Ohci4Ssid = OHCI4_SSID;
|
||||
sb_config->BuildParameters.Ehci0Ssid = EHCI0_SSID;
|
||||
sb_config->BuildParameters.Ehci1Ssid = EHCI1_SSID;
|
||||
sb_config->BuildParameters.SmbusSsid = SMBUS_SSID;
|
||||
sb_config->BuildParameters.IdeSsid = IDE_SSID;
|
||||
sb_config->BuildParameters.AzaliaSsid = AZALIA_SSID;
|
||||
sb_config->BuildParameters.LpcSsid = LPC_SSID;
|
||||
|
||||
sb_config->BuildParameters.HpetBase = HPET_BASE_ADDRESS;
|
||||
|
||||
/* General */
|
||||
sb_config->Spi33Mhz = 1;
|
||||
sb_config->SpreadSpectrum = 0;
|
||||
sb_config->PciClk5 = 0;
|
||||
sb_config->PciClks = 0x1F;
|
||||
sb_config->ResetCpuOnSyncFlood = 1; // Do not reset CPU on sync flood
|
||||
sb_config->TimerClockSource = 2; // Auto
|
||||
sb_config->S3Resume = 0;
|
||||
sb_config->RebootRequired = 0;
|
||||
|
||||
/* HPET */
|
||||
sb_config->HpetTimer = HPET_TIMER;
|
||||
|
||||
/* USB */
|
||||
sb_config->UsbIntClock = 0; // Use external clock
|
||||
sb_config->Usb1Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 18 Func0
|
||||
sb_config->Usb1Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 18 Func1
|
||||
sb_config->Usb1Ehci = 1; //0:disable 1:enable Bus 0 Dev 18 Func2
|
||||
sb_config->Usb2Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 19 Func0
|
||||
sb_config->Usb2Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 19 Func1
|
||||
sb_config->Usb2Ehci = 1; //0:disable 1:enable Bus 0 Dev 19 Func2
|
||||
sb_config->Usb3Ohci = 1; //0:disable 1:enable Bus 0 Dev 20 Func5
|
||||
sb_config->UsbOhciLegacyEmulation = 1; //0:Enable 1:Disable
|
||||
|
||||
sb_config->AcpiS1Supported = 1;
|
||||
|
||||
/* SATA */
|
||||
sb_config->SataController = 1;
|
||||
sb_config->SataClass = CONFIG_SATA_CONTROLLER_MODE; //0 native, 1 raid, 2 ahci
|
||||
sb_config->SataSmbus = 0;
|
||||
sb_config->SataAggrLinkPmCap = 1;
|
||||
sb_config->SataPortMultCap = 1;
|
||||
sb_config->SataClkAutoOff = 1;
|
||||
sb_config->SataIdeCombMdPriSecOpt = 0; //0 -IDE as primary, 1 -IDE as secondary.
|
||||
//TODO: set to secondary not take effect.
|
||||
sb_config->SataIdeCombinedMode = 0; //1 IDE controlor exposed and combined mode enabled, 0 disabled
|
||||
sb_config->SataEspPort = 0;
|
||||
sb_config->SataClkAutoOffAhciMode = 1;
|
||||
sb_config->SataHpcpButNonESP = 0;
|
||||
sb_config->SataHideUnusedPort = 0;
|
||||
|
||||
/* Azalia HDA */
|
||||
sb_config->AzaliaController = AZALIA_CONTROLLER;
|
||||
sb_config->AzaliaPinCfg = AZALIA_PIN_CONFIG;
|
||||
sb_config->AzaliaSdin0 = AZALIA_SDIN_PIN_0;
|
||||
sb_config->AzaliaSdin1 = AZALIA_SDIN_PIN_1;
|
||||
sb_config->AzaliaSdin2 = AZALIA_SDIN_PIN_2;
|
||||
sb_config->AzaliaSdin3 = AZALIA_SDIN_PIN_3;
|
||||
sb_config->pAzaliaOemCodecTablePtr = NULL;
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* ramstage cimx config here */
|
||||
if (!sb_config->StdHeader.pCallBack) {
|
||||
sb_config->StdHeader.pCallBack = sb700_callout_entry;
|
||||
}
|
||||
|
||||
//sb_config->
|
||||
#endif //!__PRE_RAM__
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - End.\n");
|
||||
}
|
@@ -1,237 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#ifndef _SB700_CFG_H_
|
||||
#define _SB700_CFG_H_
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
|
||||
/**
|
||||
* @def BIOS_SIZE_1M
|
||||
* @def BIOS_SIZE_2M
|
||||
* @def BIOS_SIZE_4M
|
||||
* @def BIOS_SIZE_8M
|
||||
*/
|
||||
#define BIOS_SIZE_1M 0
|
||||
#define BIOS_SIZE_2M 1
|
||||
#define BIOS_SIZE_4M 3
|
||||
#define BIOS_SIZE_8M 7
|
||||
|
||||
/* In SB700, default ROM size is 1M Bytes, if your platform ROM
|
||||
* bigger than 1M you have to set the ROM size outside CIMx module and
|
||||
* before AGESA module get call.
|
||||
*/
|
||||
#ifndef BIOS_SIZE
|
||||
#if IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_1024)
|
||||
#define BIOS_SIZE BIOS_SIZE_1M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_2048)
|
||||
#define BIOS_SIZE BIOS_SIZE_2M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_4096)
|
||||
#define BIOS_SIZE BIOS_SIZE_4M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_8192)
|
||||
#define BIOS_SIZE BIOS_SIZE_8M
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SPREAD_SPECTRUM
|
||||
* @brief
|
||||
* 0 - Disable Spread Spectrum function
|
||||
* 1 - Enable Spread Spectrum function
|
||||
*/
|
||||
#define SPREAD_SPECTRUM 0
|
||||
|
||||
/**
|
||||
* @def SB_HPET_TIMER
|
||||
* @brief
|
||||
* 0 - Disable hpet
|
||||
* 1 - Enable hpet
|
||||
*/
|
||||
#define HPET_TIMER 1
|
||||
|
||||
/**
|
||||
* @def USB_CONFIG
|
||||
* @brief bit[0-6] used to control USB
|
||||
* 0 - Disable
|
||||
* 1 - Enable
|
||||
* Usb Ohci1 Contoller (Bus 0 Dev 18 Func0) is define at BIT0
|
||||
* Usb Ehci1 Contoller (Bus 0 Dev 18 Func2) is define at BIT1
|
||||
* Usb Ohci2 Contoller (Bus 0 Dev 19 Func0) is define at BIT2
|
||||
* Usb Ehci2 Contoller (Bus 0 Dev 19 Func2) is define at BIT3
|
||||
* Usb Ohci3 Contoller (Bus 0 Dev 22 Func0) is define at BIT4
|
||||
* Usb Ehci3 Contoller (Bus 0 Dev 22 Func2) is define at BIT5
|
||||
* Usb Ohci4 Contoller (Bus 0 Dev 20 Func5) is define at BIT6
|
||||
*/
|
||||
#define USB_CINFIG 0x7F
|
||||
|
||||
/**
|
||||
* @def PCI_CLOCK_CTRL
|
||||
* @brief bit[0-4] used for PCI Slots Clock Control,
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
* PCI SLOT 0 define at BIT0
|
||||
* PCI SLOT 1 define at BIT1
|
||||
* PCI SLOT 2 define at BIT2
|
||||
* PCI SLOT 3 define at BIT3
|
||||
* PCI SLOT 4 define at BIT4
|
||||
*/
|
||||
#define PCI_CLOCK_CTRL 0x1F
|
||||
|
||||
/**
|
||||
* @def SATA_CONTROLLER
|
||||
* @brief INCHIP Sata Controller
|
||||
*/
|
||||
#ifndef SATA_CONTROLLER
|
||||
#define SATA_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SATA_MODE
|
||||
* @brief INCHIP Sata Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_MODE
|
||||
#define SATA_MODE NATIVE_IDE_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
*/
|
||||
#define IDE_LEGACY_MODE 0
|
||||
#define IDE_NATIVE_MODE 1
|
||||
|
||||
/**
|
||||
* @def SATA_IDE_MODE
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_IDE_MODE
|
||||
#define SATA_IDE_MODE IDE_LEGACY_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def EXTERNAL_CLOCK
|
||||
* @brief 00/10: Reference clock from crystal oscillator via
|
||||
* PAD_XTALI and PAD_XTALO
|
||||
*
|
||||
* @def INTERNAL_CLOCK
|
||||
* @brief 01/11: Reference clock from internal clock through
|
||||
* CP_PLL_REFCLK_P and CP_PLL_REFCLK_N via RDL
|
||||
*/
|
||||
#define EXTERNAL_CLOCK 0x00
|
||||
#define INTERNAL_CLOCK 0x01
|
||||
|
||||
#define SATA_CLOCK_SOURCE EXTERNAL_CLOCK
|
||||
|
||||
/**
|
||||
* @def SATA_PORT_MULT_CAP_RESERVED
|
||||
* @brief 1 ON, 0 0FF
|
||||
*/
|
||||
#define SATA_PORT_MULT_CAP_RESERVED 1
|
||||
|
||||
|
||||
/**
|
||||
* @def AZALIA_AUTO
|
||||
* @brief Detect Azalia controller automatically.
|
||||
*
|
||||
* @def AZALIA_DISABLE
|
||||
* @brief Disable Azalia controller.
|
||||
|
||||
* @def AZALIA_ENABLE
|
||||
* @brief Enable Azalia controller.
|
||||
*/
|
||||
#define AZALIA_AUTO 0
|
||||
#define AZALIA_DISABLE 1
|
||||
#define AZALIA_ENABLE 2
|
||||
|
||||
/**
|
||||
* @brief INCHIP HDA controller
|
||||
*/
|
||||
#ifndef AZALIA_CONTROLLER
|
||||
#define AZALIA_CONTROLLER AZALIA_AUTO
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_PIN_CONFIG
|
||||
* @brief
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
*/
|
||||
#ifndef AZALIA_PIN_CONFIG
|
||||
#define AZALIA_PIN_CONFIG 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_SDIN_PIN
|
||||
* @brief
|
||||
* SDIN0 is define at BIT0 & BIT1
|
||||
* 00 - GPIO PIN
|
||||
* 01 - Reserved
|
||||
* 10 - As a Azalia SDIN pin
|
||||
* SDIN1 is define at BIT2 & BIT3
|
||||
* SDIN2 is define at BIT4 & BIT5
|
||||
* SDIN3 is define at BIT6 & BIT7
|
||||
*/
|
||||
#ifndef AZALIA_SDIN_PIN
|
||||
//#define AZALIA_SDIN_PIN 0xAA
|
||||
#define AZALIA_SDIN_PIN
|
||||
#define AZALIA_SDIN_PIN_0 0x2
|
||||
#define AZALIA_SDIN_PIN_1 0x2
|
||||
#define AZALIA_SDIN_PIN_2 0x2
|
||||
#define AZALIA_SDIN_PIN_3 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CONTROLLER
|
||||
*/
|
||||
#ifndef GPP_CONTROLLER
|
||||
#define GPP_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CFGMODE
|
||||
* @brief GPP Link Configuration
|
||||
* four possible configuration:
|
||||
* GPP_CFGMODE_X4000
|
||||
* GPP_CFGMODE_X2200
|
||||
* GPP_CFGMODE_X2110
|
||||
* GPP_CFGMODE_X1111
|
||||
*/
|
||||
#ifndef GPP_CFGMODE
|
||||
#define GPP_CFGMODE GPP_CFGMODE_X1111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_cfg);
|
||||
|
||||
/**
|
||||
* @brief Entry point of Southbridge CIMx callout
|
||||
*
|
||||
* prototype UINT32 (*SBCIM_HOOK_ENTRY)(UINT32 Param1, UINT32 Param2, void* pConfig)
|
||||
*
|
||||
* @param[in] func Southbridge CIMx Function ID.
|
||||
* @param[in] data Southbridge Input Data.
|
||||
* @param[in] config Southbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
u32 sb700_callout_entry(u32 func, u32 data, void* config);
|
||||
|
||||
#endif //_SB700_CFG_H_
|
@@ -1,32 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "AGESA.h"
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/BiosCallOuts.h>
|
||||
#include <stdlib.h>
|
||||
|
||||
const BIOS_CALLOUT_STRUCT BiosCallouts[] =
|
||||
{
|
||||
{AGESA_DO_RESET, agesa_Reset },
|
||||
{AGESA_READ_SPD, agesa_ReadSpd },
|
||||
{AGESA_READ_SPD_RECOVERY, agesa_NoopUnsupported },
|
||||
{AGESA_RUNFUNC_ONAP, agesa_RunFuncOnAp },
|
||||
{AGESA_GET_IDS_INIT_DATA, agesa_EmptyIdsInitData },
|
||||
{AGESA_HOOKBEFORE_DQS_TRAINING, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_DRAM_INIT, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_EXIT_SELF_REF, agesa_NoopSuccess },
|
||||
};
|
||||
const int BiosCalloutsLen = ARRAY_SIZE(BiosCallouts);
|
@@ -1,76 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
if BOARD_SUPERMICRO_H8SCM
|
||||
|
||||
config BOARD_SPECIFIC_OPTIONS
|
||||
def_bool y
|
||||
select AGESA_LEGACY
|
||||
select CPU_AMD_AGESA_FAMILY15
|
||||
select CPU_AMD_SOCKET_C32
|
||||
select NORTHBRIDGE_AMD_AGESA_FAMILY15
|
||||
select NORTHBRIDGE_AMD_CIMX_RD890
|
||||
select SOUTHBRIDGE_AMD_CIMX_SB700
|
||||
select SUPERIO_WINBOND_W83627DHG
|
||||
select SUPERIO_NUVOTON_WPCM450
|
||||
select DRIVERS_I2C_W83795
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_PIRQ_TABLE
|
||||
select HAVE_MP_TABLE
|
||||
select HAVE_ACPI_TABLES
|
||||
select BOARD_ROMSIZE_KB_4096
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
default supermicro/h8scm
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "H8SCM"
|
||||
|
||||
config HW_MEM_HOLE_SIZEK
|
||||
hex
|
||||
default 0x200000
|
||||
|
||||
config MAX_CPUS
|
||||
int
|
||||
default 64
|
||||
|
||||
config CPU_ADDR_BITS
|
||||
int
|
||||
default 36 # TODO: Set it conservatively to match both fam10 & 15
|
||||
|
||||
config HW_MEM_HOLE_SIZE_AUTO_INC
|
||||
bool
|
||||
default n
|
||||
|
||||
config IRQ_SLOT_COUNT
|
||||
int
|
||||
default 11
|
||||
|
||||
config ONBOARD_VGA_IS_PRIMARY
|
||||
bool
|
||||
default y
|
||||
|
||||
config VGA_BIOS
|
||||
bool
|
||||
default n
|
||||
|
||||
config VGA_BIOS_ID
|
||||
string
|
||||
depends on VGA_BIOS
|
||||
default "102b,0532"
|
||||
|
||||
endif # BOARD_SUPERMICRO_H8SCM_FAM15
|
@@ -1,2 +0,0 @@
|
||||
config BOARD_SUPERMICRO_H8SCM
|
||||
bool "H8SCM"
|
@@ -1,32 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
romstage-y += rd890_cfg.c
|
||||
romstage-y += sb700_cfg.c
|
||||
romstage-y += buildOpts.c
|
||||
romstage-y += BiosCallOuts.c
|
||||
romstage-y += OemCustomize.c
|
||||
|
||||
ramstage-y += rd890_cfg.c
|
||||
ramstage-y += sb700_cfg.c
|
||||
ramstage-y += buildOpts.c
|
||||
ramstage-y += BiosCallOuts.c
|
||||
ramstage-y += OemCustomize.c
|
||||
|
||||
AGESA_PREFIX ?= $(src)/vendorcode/amd/agesa
|
||||
CIMX_PREFIX ?= $(src)/vendorcode/amd/cimx
|
||||
AGESA_ROOT ?= $(AGESA_PREFIX)/f15
|
||||
NB_CIMX_ROOT ?= $(CIMX_PREFIX)/rd890
|
||||
SB_CIMX_ROOT ?= $(CIMX_PREFIX)/sb700
|
@@ -1,70 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <PlatformMemoryConfiguration.h>
|
||||
|
||||
/*----------------------------------------------------------------------------------------
|
||||
* CUSTOMER OVERIDES MEMORY TABLE
|
||||
*----------------------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
//reference BKDG Table87: works
|
||||
#define F15_WL_SEED 0x3B //family15 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
#define SEED_A 0x54
|
||||
#define SEED_B 0x4D
|
||||
#define SEED_C 0x45
|
||||
#define SEED_D 0x40
|
||||
|
||||
#define F10_WL_SEED 0x3B //family10 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
|
||||
/*
|
||||
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
||||
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
||||
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
||||
* use its default conservative settings.
|
||||
* I am not sure whether DefaultPlatformMemoryConfiguration is necessary.
|
||||
* If I comment out these code, H8SCM will still pass mem training.
|
||||
*/
|
||||
CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = {
|
||||
WRITE_LEVELING_SEED(
|
||||
ANY_SOCKET, ANY_CHANNEL, ALL_DIMMS,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED),
|
||||
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_A, ALL_DIMMS,
|
||||
SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A,
|
||||
SEED_A),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_B, ALL_DIMMS,
|
||||
SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B,
|
||||
SEED_B),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_C, ALL_DIMMS,
|
||||
SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C,
|
||||
SEED_C),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_D, ALL_DIMMS,
|
||||
SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D,
|
||||
SEED_D),
|
||||
|
||||
NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 2), //max 3
|
||||
PSO_END
|
||||
};
|
||||
|
||||
const struct OEM_HOOK OemCustomize = {
|
||||
};
|
@@ -1,59 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* IDS Option File
|
||||
*
|
||||
* This file is used to switch on/off IDS features.
|
||||
*
|
||||
*/
|
||||
#ifndef _OPTION_IDS_H_
|
||||
#define _OPTION_IDS_H_
|
||||
|
||||
/**
|
||||
*
|
||||
* This file generates the defaults tables for the Integrated Debug Support
|
||||
* Module. The documented build options are imported from a user controlled
|
||||
* file for processing. The build options for the Integrated Debug Support
|
||||
* Module are listed below:
|
||||
*
|
||||
* IDSOPT_IDS_ENABLED
|
||||
* IDSOPT_ERROR_TRAP_ENABLED
|
||||
* IDSOPT_CONTROL_ENABLED
|
||||
* IDSOPT_TRACING_ENABLED
|
||||
* IDSOPT_PERF_ANALYSIS
|
||||
* IDSOPT_ASSERT_ENABLED
|
||||
* IDS_DEBUG_PORT
|
||||
* IDSOPT_CAR_CORRUPTION_CHECK_ENABLED
|
||||
*
|
||||
**/
|
||||
|
||||
#define IDSOPT_IDS_ENABLED TRUE
|
||||
//#define IDSOPT_CONTROL_ENABLED TRUE
|
||||
//#define IDSOPT_TRACING_ENABLED TRUE
|
||||
//#define IDSOPT_PERF_ANALYSIS TRUE
|
||||
#define IDSOPT_ASSERT_ENABLED TRUE
|
||||
//#define CONFIG_REDIRECT_IDS_HDT_CONSOLE_TO_SERIAL TRUE
|
||||
//#undef IDSOPT_DEBUG_ENABLED
|
||||
//#define IDSOPT_DEBUG_ENABLED FALSE
|
||||
//#undef IDSOPT_HOST_SIMNOW
|
||||
//#define IDSOPT_HOST_SIMNOW FALSE
|
||||
//#undef IDSOPT_HOST_HDT
|
||||
//#define IDSOPT_HOST_HDT FALSE
|
||||
//#define IDS_DEBUG_PORT 0x80
|
||||
|
||||
#endif
|
@@ -1,71 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* This file defines the processor and performance state capability
|
||||
* for each core in the system. It is included into the DSDT for each
|
||||
* core. It assumes that each core of the system has the same performance
|
||||
* characteristics.
|
||||
*/
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001)
|
||||
{
|
||||
Scope (\_PR) {
|
||||
Processor(CPU0,0,0x808,0x06) {
|
||||
#include "cpstate.asl"
|
||||
}
|
||||
Processor(CPU1,1,0x0,0x0) {
|
||||
#include "cpstate.asl"
|
||||
}
|
||||
Processor(CPU2,2,0x0,0x0) {
|
||||
#include "cpstate.asl"
|
||||
}
|
||||
Processor(CPU3,3,0x0,0x0) {
|
||||
#include "cpstate.asl"
|
||||
}
|
||||
}
|
||||
*/
|
||||
/* P-state support: The maximum number of P-states supported by the */
|
||||
/* CPUs we'll use is 6. */
|
||||
/* Get from AMI BIOS. */
|
||||
Name(_PSS, Package(){
|
||||
Package ()
|
||||
{
|
||||
0x00000AF0,
|
||||
0x0000BF81,
|
||||
0x00000002,
|
||||
0x00000002,
|
||||
0x00000000,
|
||||
0x00000000
|
||||
},
|
||||
|
||||
Package ()
|
||||
{
|
||||
0x00000578,
|
||||
0x000076F2,
|
||||
0x00000002,
|
||||
0x00000002,
|
||||
0x00000001,
|
||||
0x00000001
|
||||
}
|
||||
})
|
||||
|
||||
Name(_PCT, Package(){
|
||||
ResourceTemplate(){Register(FFixedHW, 0, 0, 0)},
|
||||
ResourceTemplate(){Register(FFixedHW, 0, 0, 0)}
|
||||
})
|
||||
|
||||
Method(_PPC, 0){
|
||||
Return(0)
|
||||
}
|
@@ -1,240 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(IDEC) {
|
||||
Name(_ADR, 0x00140001)
|
||||
#include "ide.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
/* Some timing tables */
|
||||
Name(UDTT, Package(){ /* Udma timing table */
|
||||
120, 90, 60, 45, 30, 20, 15, 0 /* UDMA modes 0 -> 6 */
|
||||
})
|
||||
|
||||
Name(MDTT, Package(){ /* MWDma timing table */
|
||||
480, 150, 120, 0 /* Legacy DMA modes 0 -> 2 */
|
||||
})
|
||||
|
||||
Name(POTT, Package(){ /* Pio timing table */
|
||||
600, 390, 270, 180, 120, 0 /* PIO modes 0 -> 4 */
|
||||
})
|
||||
|
||||
/* Some timing register value tables */
|
||||
Name(MDRT, Package(){ /* MWDma timing register table */
|
||||
0x77, 0x21, 0x20, 0xFF /* Legacy DMA modes 0 -> 2 */
|
||||
})
|
||||
|
||||
Name(PORT, Package(){
|
||||
0x99, 0x47, 0x34, 0x22, 0x20, 0x99 /* PIO modes 0 -> 4 */
|
||||
})
|
||||
|
||||
OperationRegion(ICRG, PCI_Config, 0x40, 0x20) /* ide control registers */
|
||||
Field(ICRG, AnyAcc, NoLock, Preserve)
|
||||
{
|
||||
PPTS, 8, /* Primary PIO Slave Timing */
|
||||
PPTM, 8, /* Primary PIO Master Timing */
|
||||
OFFSET(0x04), PMTS, 8, /* Primary MWDMA Slave Timing */
|
||||
PMTM, 8, /* Primary MWDMA Master Timing */
|
||||
OFFSET(0x08), PPCR, 8, /* Primary PIO Control */
|
||||
OFFSET(0x0A), PPMM, 4, /* Primary PIO master Mode */
|
||||
PPSM, 4, /* Primary PIO slave Mode */
|
||||
OFFSET(0x14), PDCR, 2, /* Primary UDMA Control */
|
||||
OFFSET(0x16), PDMM, 4, /* Primary UltraDMA Mode */
|
||||
PDSM, 4, /* Primary UltraDMA Mode */
|
||||
}
|
||||
|
||||
Method(GTTM, 1) /* get total time*/
|
||||
{
|
||||
Store(And(Arg0, 0x0F), Local0) /* Recovery Width */
|
||||
Increment(Local0)
|
||||
Store(ShiftRight(Arg0, 4), Local1) /* Command Width */
|
||||
Increment(Local1)
|
||||
Return(Multiply(30, Add(Local0, Local1)))
|
||||
}
|
||||
|
||||
Device(PRID)
|
||||
{
|
||||
Name (_ADR, Zero)
|
||||
Method(_GTM, 0, Serialized)
|
||||
{
|
||||
NAME(OTBF, Buffer(20) { /* out buffer */
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
CreateDwordField(OTBF, 0, PSD0) /* PIO spd0 */
|
||||
CreateDwordField(OTBF, 4, DSD0) /* DMA spd0 */
|
||||
CreateDwordField(OTBF, 8, PSD1) /* PIO spd1 */
|
||||
CreateDwordField(OTBF, 12, DSD1) /* DMA spd1 */
|
||||
CreateDwordField(OTBF, 16, BFFG) /* buffer flags */
|
||||
|
||||
/* Just return if the channel is disabled */
|
||||
If(And(PPCR, 0x01)) { /* primary PIO control */
|
||||
Return(OTBF)
|
||||
}
|
||||
|
||||
/* Always tell them independent timing available and IOChannelReady used on both drives */
|
||||
Or(BFFG, 0x1A, BFFG)
|
||||
|
||||
Store(GTTM(PPTM), PSD0) /* save total time of primary PIO master timming to PIO spd0 */
|
||||
Store(GTTM(PPTS), PSD1) /* save total time of primary PIO slave Timing to PIO spd1 */
|
||||
|
||||
If(And(PDCR, 0x01)) { /* It's under UDMA mode */
|
||||
Or(BFFG, 0x01, BFFG)
|
||||
Store(DerefOf(Index(UDTT, PDMM)), DSD0)
|
||||
}
|
||||
Else {
|
||||
Store(GTTM(PMTM), DSD0) /* Primary MWDMA Master Timing, DmaSpd0 */
|
||||
}
|
||||
|
||||
If(And(PDCR, 0x02)) { /* It's under UDMA mode */
|
||||
Or(BFFG, 0x04, BFFG)
|
||||
Store(DerefOf(Index(UDTT, PDSM)), DSD1)
|
||||
}
|
||||
Else {
|
||||
Store(GTTM(PMTS), DSD1) /* Primary MWDMA Slave Timing, DmaSpd0 */
|
||||
}
|
||||
|
||||
Return(OTBF) /* out buffer */
|
||||
} /* End Method(_GTM) */
|
||||
|
||||
Method(_STM, 3, Serialized)
|
||||
{
|
||||
NAME(INBF, Buffer(20) { /* in buffer */
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
CreateDwordField(INBF, 0, PSD0) /* PIO spd0 */
|
||||
CreateDwordField(INBF, 4, DSD0) /* PIO spd0 */
|
||||
CreateDwordField(INBF, 8, PSD1) /* PIO spd1 */
|
||||
CreateDwordField(INBF, 12, DSD1) /* DMA spd1 */
|
||||
CreateDwordField(INBF, 16, BFFG) /*buffer flag */
|
||||
|
||||
Store(Match(POTT, MLE, PSD0, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 5, PPMM,) /* Primary PIO master Mode */
|
||||
Store(Match(POTT, MLE, PSD1, MTR, 0, 0), Local1)
|
||||
Divide(Local1, 5, PPSM,) /* Primary PIO slave Mode */
|
||||
|
||||
Store(DerefOf(Index(PORT, Local0)), PPTM) /* Primary PIO Master Timing */
|
||||
Store(DerefOf(Index(PORT, Local1)), PPTS) /* Primary PIO Slave Timing */
|
||||
|
||||
If(And(BFFG, 0x01)) { /* Drive 0 is under UDMA mode */
|
||||
Store(Match(UDTT, MLE, DSD0, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 7, PDMM,)
|
||||
Or(PDCR, 0x01, PDCR)
|
||||
}
|
||||
Else {
|
||||
If(LNotEqual(DSD0, 0xFFFFFFFF)) {
|
||||
Store(Match(MDTT, MLE, DSD0, MTR, 0, 0), Local0)
|
||||
Store(DerefOf(Index(MDRT, Local0)), PMTM)
|
||||
}
|
||||
}
|
||||
|
||||
If(And(BFFG, 0x04)) { /* Drive 1 is under UDMA mode */
|
||||
Store(Match(UDTT, MLE, DSD1, MTR, 0, 0), Local0)
|
||||
Divide(Local0, 7, PDSM,)
|
||||
Or(PDCR, 0x02, PDCR)
|
||||
}
|
||||
Else {
|
||||
If(LNotEqual(DSD1, 0xFFFFFFFF)) {
|
||||
Store(Match(MDTT, MLE, DSD1, MTR, 0, 0), Local0)
|
||||
Store(DerefOf(Index(MDRT, Local0)), PMTS)
|
||||
}
|
||||
}
|
||||
/* Return(INBF) */
|
||||
} /*End Method(_STM) */
|
||||
Device(MST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTF, 0, Serialized) {
|
||||
Name(CMBF, Buffer(21) {
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5
|
||||
})
|
||||
CreateByteField(CMBF, 1, POMD)
|
||||
CreateByteField(CMBF, 8, DMMD)
|
||||
CreateByteField(CMBF, 5, CMDA)
|
||||
CreateByteField(CMBF, 12, CMDB)
|
||||
CreateByteField(CMBF, 19, CMDC)
|
||||
|
||||
Store(0xA0, CMDA)
|
||||
Store(0xA0, CMDB)
|
||||
Store(0xA0, CMDC)
|
||||
|
||||
Or(PPMM, 0x08, POMD)
|
||||
|
||||
If(And(PDCR, 0x01)) {
|
||||
Or(PDMM, 0x40, DMMD)
|
||||
}
|
||||
Else {
|
||||
Store(Match
|
||||
(MDTT, MLE, GTTM(PMTM),
|
||||
MTR, 0, 0), Local0)
|
||||
If(LLess(Local0, 3)) {
|
||||
Or(0x20, Local0, DMMD)
|
||||
}
|
||||
}
|
||||
Return(CMBF)
|
||||
}
|
||||
} /* End Device(MST) */
|
||||
|
||||
Device(SLAV)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_GTF, 0, Serialized) {
|
||||
Name(CMBF, Buffer(21) {
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF,
|
||||
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5
|
||||
})
|
||||
CreateByteField(CMBF, 1, POMD)
|
||||
CreateByteField(CMBF, 8, DMMD)
|
||||
CreateByteField(CMBF, 5, CMDA)
|
||||
CreateByteField(CMBF, 12, CMDB)
|
||||
CreateByteField(CMBF, 19, CMDC)
|
||||
|
||||
Store(0xB0, CMDA)
|
||||
Store(0xB0, CMDB)
|
||||
Store(0xB0, CMDC)
|
||||
|
||||
Or(PPSM, 0x08, POMD)
|
||||
|
||||
If(And(PDCR, 0x02)) {
|
||||
Or(PDSM, 0x40, DMMD)
|
||||
}
|
||||
Else {
|
||||
Store(Match
|
||||
(MDTT, MLE, GTTM(PMTS),
|
||||
MTR, 0, 0), Local0)
|
||||
If(LLess(Local0, 3)) {
|
||||
Or(0x20, Local0, DMMD)
|
||||
}
|
||||
}
|
||||
Return(CMBF)
|
||||
}
|
||||
} /* End Device(SLAV) */
|
||||
}
|
@@ -1,238 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "routing.asl"
|
||||
}
|
||||
*/
|
||||
|
||||
/* Routing is in System Bus scope */
|
||||
Scope(\_SB) {
|
||||
Name(PR0, Package(){
|
||||
/* NB devices */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, INTA, Zero },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot */
|
||||
Package() {0x0002FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
Package() {0x0003FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
Package() {0x0005FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */
|
||||
Package() {0x0006FFFF, 0, INTF, 0 },
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */
|
||||
Package() {0x0007FFFF, 0, INTF, 0 },
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
Package() {0x0009FFFF, 0, INTF, 0 },
|
||||
|
||||
/* Bus 0, Dev a - PCIe Bridge */
|
||||
Package() {0x000AFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev b - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev c - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev d - PCIe Bridge for Intel 82576 Giga NIC*/
|
||||
|
||||
/* SB devices */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package() {0x0012FFFF, 0, INTA, 0 },
|
||||
Package() {0x0012FFFF, 1, INTB, 0 },
|
||||
Package() {0x0012FFFF, 2, INTC, 0 },
|
||||
Package() {0x0012FFFF, 3, INTD, 0 },
|
||||
|
||||
Package() {0x0013FFFF, 0, INTC, 0 },
|
||||
Package() {0x0013FFFF, 1, INTD, 0 },
|
||||
Package() {0x0013FFFF, 2, INTA, 0 },
|
||||
Package() {0x0013FFFF, 2, INTB, 0 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */
|
||||
Package(){0x0014FFFF, 0, INTA, 0 },
|
||||
Package(){0x0014FFFF, 1, INTB, 0 },
|
||||
Package(){0x0014FFFF, 2, INTC, 0 },
|
||||
Package(){0x0014FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APR0, Package(){
|
||||
/* NB devices in APIC mode */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, Zero, 0x37 },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot (GFX0) */
|
||||
Package() {0x0002FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
Package() {0x0003FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
Package() {0x0005FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 6 - General purpose PCIe bridge 6 */
|
||||
Package() {0x0006FFFF, 0, 0, 0x35 },
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge */
|
||||
Package() {0x0007FFFF, 0, 0, 0x35 },
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
Package() {0x0009FFFF, 0, 0, 0x35 },
|
||||
|
||||
/* Bus 0, Dev A - PCIe Bridge */
|
||||
Package() {0x000AFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev B - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev C - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev D - PCIe Bridge For Intel 82576 Giga NIC*/
|
||||
|
||||
/* SB devices in APIC mode */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, 0, 0x16 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package( ){0x0012FFFF, 0, 0, 16 },
|
||||
Package() {0x0012FFFF, 1, 0, 17 },
|
||||
Package() {0x0012FFFF, 2, 0, 18 },
|
||||
Package() {0x0012FFFF, 3, 0, 19 },
|
||||
|
||||
Package() {0x0013FFFF, 0, 0, 18 },
|
||||
Package() {0x0013FFFF, 1, 0, 19 },
|
||||
Package() {0x0013FFFF, 2, 0, 16 },
|
||||
Package() {0x0013FFFF, 3, 0, 17 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */
|
||||
Package() {0x0014FFFF, 0, 0, 16 },
|
||||
Package() {0x0014FFFF, 1, 0, 17 },
|
||||
Package() {0x0014FFFF, 2, 0, 18 },
|
||||
Package() {0x0014FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package() {0x0000FFFF, 0, INTC, 0 },
|
||||
Package() {0x0000FFFF, 1, INTD, 0 },
|
||||
Package() {0x0000FFFF, 2, INTA, 0 },
|
||||
Package() {0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
Name(APS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x18 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x19 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x1A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x1B },
|
||||
})
|
||||
|
||||
Name(PS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x2C },
|
||||
Package(){0x0000FFFF, 1, 0, 0x2D },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2E },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2F },
|
||||
})
|
||||
|
||||
Name(PSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 11 */
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
Name(APSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x20 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x21 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x22 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x23 },
|
||||
})
|
||||
|
||||
Name(PSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 12 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x24 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x25 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x26 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x27 },
|
||||
})
|
||||
|
||||
Name(PSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 13 */
|
||||
Package(){0x0000FFFF, 0, INTB, 0 },
|
||||
Package(){0x0000FFFF, 1, INTC, 0 },
|
||||
Package(){0x0000FFFF, 2, INTD, 0 },
|
||||
Package(){0x0000FFFF, 3, INTA, 0 },
|
||||
})
|
||||
|
||||
Name(APSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x28 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x29 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2B },
|
||||
})
|
||||
|
||||
Name(PCIB, Package(){
|
||||
/* PCI slots: slot 0, slot 1, slot 2 behind Dev14, Fun4. */
|
||||
Package(){0x0004FFFF, 0, 0, 0x14 },
|
||||
Package(){0x0003FFFF, 0, 0, 0x15 },
|
||||
Package(){0x0003FFFF, 1, 0, 0x16 },
|
||||
Package(){0x0003FFFF, 2, 0, 0x17 },
|
||||
Package(){0x0003FFFF, 3, 0, 0x14 },
|
||||
})
|
||||
}
|
@@ -1,145 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(SATA) {
|
||||
Name(_ADR, 0x00110000)
|
||||
#include "sata.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
Name(STTM, Buffer(20) {
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x1f, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
/* Start by clearing the PhyRdyChg bits */
|
||||
Method(_INI) {
|
||||
\_GPE._L1F()
|
||||
}
|
||||
|
||||
Device(PMRY)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(PMST) {
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P0IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
}/* end of PMST */
|
||||
|
||||
Device(PSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P1IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of PSLA */
|
||||
} /* end of PMRY */
|
||||
|
||||
|
||||
Device(SEDY)
|
||||
{
|
||||
Name(_ADR, 1) /* IDE Scondary Channel */
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(SMST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P2IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SMST */
|
||||
|
||||
Device(SSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P3IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SSLA */
|
||||
} /* end of SEDY */
|
||||
|
||||
/* SATA Hot Plug Support */
|
||||
Scope(\_GPE) {
|
||||
Method(_L1F,0x0,NotSerialized) {
|
||||
if (\_SB.P0PR) {
|
||||
if (LGreater(\_SB.P0IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P0PR)
|
||||
}
|
||||
|
||||
if (\_SB.P1PR) {
|
||||
if (LGreater(\_SB.P1IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P1PR)
|
||||
}
|
||||
|
||||
if (\_SB.P2PR) {
|
||||
if (LGreater(\_SB.P2IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P2PR)
|
||||
}
|
||||
|
||||
if (\_SB.P3PR) {
|
||||
if (LGreater(\_SB.P3IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P3PR)
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,157 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "usb.asl"
|
||||
}
|
||||
*/
|
||||
Method(UCOC, 0) {
|
||||
Sleep(20)
|
||||
Store(0x13,CMTI)
|
||||
Store(0,GPSL)
|
||||
}
|
||||
|
||||
/* USB Port 0 overcurrent uses Gpm 0 */
|
||||
If(LLessEqual(UOM0,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L13) {
|
||||
UCOC()
|
||||
if(LEqual(GPB0,PLC0)) {
|
||||
Not(PLC0,PLC0)
|
||||
Store(PLC0, \_SB.PT0D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 1 overcurrent uses Gpm 1 */
|
||||
If (LLessEqual(UOM1,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L14) {
|
||||
UCOC()
|
||||
if (LEqual(GPB1,PLC1)) {
|
||||
Not(PLC1,PLC1)
|
||||
Store(PLC1, \_SB.PT1D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 2 overcurrent uses Gpm 2 */
|
||||
If (LLessEqual(UOM2,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L15) {
|
||||
UCOC()
|
||||
if (LEqual(GPB2,PLC2)) {
|
||||
Not(PLC2,PLC2)
|
||||
Store(PLC2, \_SB.PT2D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 3 overcurrent uses Gpm 3 */
|
||||
If (LLessEqual(UOM3,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L16) {
|
||||
UCOC()
|
||||
if (LEqual(GPB3,PLC3)) {
|
||||
Not(PLC3,PLC3)
|
||||
Store(PLC3, \_SB.PT3D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 4 overcurrent uses Gpm 4 */
|
||||
If (LLessEqual(UOM4,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L19) {
|
||||
UCOC()
|
||||
if (LEqual(GPB4,PLC4)) {
|
||||
Not(PLC4,PLC4)
|
||||
Store(PLC4, \_SB.PT4D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 5 overcurrent uses Gpm 5 */
|
||||
If (LLessEqual(UOM5,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L1A) {
|
||||
UCOC()
|
||||
if (LEqual(GPB5,PLC5)) {
|
||||
Not(PLC5,PLC5)
|
||||
Store(PLC5, \_SB.PT5D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 6 overcurrent uses Gpm 6 */
|
||||
If (LLessEqual(UOM6,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1C) { */
|
||||
Method (_L06) {
|
||||
UCOC()
|
||||
if (LEqual(GPB6,PLC6)) {
|
||||
Not(PLC6,PLC6)
|
||||
Store(PLC6, \_SB.PT6D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 7 overcurrent uses Gpm 7 */
|
||||
If (LLessEqual(UOM7,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1D) { */
|
||||
Method (_L07) {
|
||||
UCOC()
|
||||
if (LEqual(GPB7,PLC7)) {
|
||||
Not(PLC7,PLC7)
|
||||
Store(PLC7, \_SB.PT7D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 8 overcurrent uses Gpm 8 */
|
||||
If (LLessEqual(UOM8,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L17) {
|
||||
if (LEqual(G8IS,PLC8)) {
|
||||
Not(PLC8,PLC8)
|
||||
Store(PLC8, \_SB.PT8D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 9 overcurrent uses Gpm 9 */
|
||||
If (LLessEqual(UOM9,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L0E) {
|
||||
if (LEqual(G9IS,0)) {
|
||||
Store(1,\_SB.PT9D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,87 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <string.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/acpigen.h>
|
||||
#include <arch/ioapic.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/pci.h>
|
||||
#include <device/pci_ids.h>
|
||||
|
||||
unsigned long acpi_fill_madt(unsigned long current)
|
||||
{
|
||||
device_t dev;
|
||||
u32 dword;
|
||||
u32 gsi_base = 0;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
/* create all subtables for processors */
|
||||
current = acpi_create_madt_lapics(current);
|
||||
|
||||
/* Write sp5100 IOAPIC, only one */
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sp5100,
|
||||
IO_APIC_ADDR,
|
||||
0
|
||||
);
|
||||
|
||||
/* IOAPIC on rs5690 */
|
||||
gsi_base += IO_APIC_INTERRUPTS; /* SP5100 has 24 IOAPIC entries. */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = pci_read_config32(dev, 0xFC) & 0xfffffff0;
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sr5650,
|
||||
dword,
|
||||
gsi_base
|
||||
);
|
||||
}
|
||||
|
||||
current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) current,
|
||||
0, //BUS
|
||||
0, //SOURCE
|
||||
2, //gsirq
|
||||
0 //flags
|
||||
);
|
||||
|
||||
/* 0: mean bus 0--->ISA */
|
||||
/* 0: PIC 0 */
|
||||
/* 2: APIC 2 */
|
||||
/* 5 mean: 0101 --> Edge-triggered, Active high */
|
||||
|
||||
/* create all subtables for processors */
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 0, 5, 1);
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 1, 5, 1);
|
||||
/* 1: LINT1 connect to NMI */
|
||||
|
||||
return current;
|
||||
}
|
@@ -1,5 +0,0 @@
|
||||
Category: server
|
||||
Board URL: http://www.supermicro.com/aplus/motherboard/opteron4000/sr56x0/h8scm.cfm
|
||||
ROM package: SOIC-8
|
||||
ROM protocol: SPI
|
||||
ROM socketed: n
|
@@ -1,339 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <stdlib.h>
|
||||
|
||||
#include "AGESA.h"
|
||||
#include "AdvancedApi.h"
|
||||
//#define OPTION_HW_DQS_REC_EN_TRAINING TRUE
|
||||
/* AGESA will check the OEM configuration during preprocessing stage,
|
||||
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined
|
||||
*/
|
||||
/* MEMORY_BUS_SPEED */
|
||||
#define DDR400_FREQUENCY 200 ///< DDR 400
|
||||
#define DDR533_FREQUENCY 266 ///< DDR 533
|
||||
#define DDR667_FREQUENCY 333 ///< DDR 667
|
||||
#define DDR800_FREQUENCY 400 ///< DDR 800
|
||||
#define DDR1066_FREQUENCY 533 ///< DDR 1066
|
||||
#define DDR1333_FREQUENCY 667 ///< DDR 1333
|
||||
#define DDR1600_FREQUENCY 800 ///< DDR 1600
|
||||
#define DDR1866_FREQUENCY 933 ///< DDR 1866
|
||||
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
|
||||
|
||||
/* QUANDRANK_TYPE */
|
||||
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM
|
||||
#define QUADRANK_UNBUFFERED 1 ///< Quadrank unbuffered DIMM
|
||||
|
||||
/* USER_MEMORY_TIMING_MODE */
|
||||
#define TIMING_MODE_AUTO 0 ///< Use best rate possible
|
||||
#define TIMING_MODE_LIMITED 1 ///< Set user top limit
|
||||
#define TIMING_MODE_SPECIFIC 2 ///< Set user specified speed
|
||||
|
||||
/* POWER_DOWN_MODE */
|
||||
#define POWER_DOWN_BY_CHANNEL 0 ///< Channel power down mode
|
||||
#define POWER_DOWN_BY_CHIP_SELECT 1 ///< Chip select power down mode
|
||||
|
||||
/* User makes option selections here
|
||||
* Comment out the items wanted to be included in the build.
|
||||
* Uncomment those items you with to REMOVE from the build.
|
||||
*/
|
||||
//#define BLDOPT_REMOVE_UDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_RDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ECC_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_BANK_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_DCT_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_NODE_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_PARALLEL_TRAINING TRUE
|
||||
//#define BLDOPT_REMOVE_ONLINE_SPARE_SUPPORT TRUE
|
||||
#define BLDOPT_REMOVE_MEM_RESTORE_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_MULTISOCKET_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ACPI_PSTATES TRUE
|
||||
//#define BLDOPT_REMOVE_SRAT TRUE
|
||||
//#define BLDOPT_REMOVE_SLIT TRUE
|
||||
//#define BLDOPT_REMOVE_WHEA TRUE
|
||||
//#define BLDOPT_REMOVE_DMI TRUE
|
||||
|
||||
/*f15 Rev A1 ucode patch CpuF15OrMicrocodePatch0600011F */
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES FALSE
|
||||
|
||||
//#define BLDOPT_REMOVE_HT_ASSIST TRUE
|
||||
//#define BLDOPT_REMOVE_MSG_BASED_C1E TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PPC TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PCT TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSD TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSS TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_XPSS TRUE
|
||||
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 120000
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 0
|
||||
#define BLDCFG_VRM_INRUSH_CURRENT_LIMIT 0
|
||||
#define BLDCFG_PLAT_NUM_IO_APICS 3
|
||||
#define BLDCFG_CORE_LEVELING_MODE CORE_LEVEL_LOWEST
|
||||
#define BLDCFG_MEM_INIT_PSTATE 0
|
||||
#define BLDCFG_AMD_PSTATE_CAP_VALUE 0
|
||||
|
||||
#define BLDCFG_AMD_PLATFORM_TYPE AMD_PLATFORM_SERVER
|
||||
|
||||
#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT DDR800_FREQUENCY//1600
|
||||
#define BLDCFG_MEMORY_MODE_UNGANGED TRUE
|
||||
#define BLDCFG_MEMORY_QUAD_RANK_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_QUADRANK_TYPE QUADRANK_REGISTERED
|
||||
#define BLDCFG_MEMORY_RDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_UDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_SODIMM_CAPABLE FALSE
|
||||
#define BLDCFG_LIMIT_MEMORY_TO_BELOW_1TB TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING TRUE//TRUE
|
||||
#define BLDCFG_MEMORY_POWER_DOWN FALSE
|
||||
#define BLDCFG_POWER_DOWN_MODE POWER_DOWN_BY_CHANNEL
|
||||
#define BLDCFG_ONLINE_SPARE FALSE
|
||||
#define BLDCFG_BANK_SWIZZLE TRUE
|
||||
#define BLDCFG_TIMING_MODE_SELECT TIMING_MODE_AUTO
|
||||
#define BLDCFG_MEMORY_CLOCK_SELECT DDR800_FREQUENCY //DDR800_FREQUENCY
|
||||
#define BLDCFG_DQS_TRAINING_CONTROL TRUE
|
||||
#define BLDCFG_IGNORE_SPD_CHECKSUM FALSE
|
||||
#define BLDCFG_USE_BURST_MODE FALSE
|
||||
#define BLDCFG_MEMORY_ALL_CLOCKS_ON TRUE
|
||||
#define BLDCFG_ENABLE_ECC_FEATURE TRUE
|
||||
#define BLDCFG_ECC_REDIRECTION FALSE
|
||||
#define BLDCFG_SCRUB_IC_RATE 0
|
||||
#define BLDCFG_ECC_SYNC_FLOOD TRUE
|
||||
#define BLDCFG_ECC_SYMBOL_SIZE 4
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
/**
|
||||
* Enable Message Based C1e CPU feature in multi-socket systems.
|
||||
* BLDCFG_PLATFORM_C1E_OPDATA element be defined with a valid IO port value,
|
||||
* else the feature cannot be enabled.
|
||||
*/
|
||||
#define BLDCFG_PLATFORM_C1E_MODE C1eModeMsgBased
|
||||
#define BLDCFG_PLATFORM_C1E_OPDATA 0x80//TODO
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA1 0
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA2 0
|
||||
|
||||
#define BLDCFG_HEAP_DRAM_ADDRESS 0xB0000
|
||||
#define BLDCFG_CFG_TEMP_PCIE_MMIO_BASE_ADDRESS 0xD0000000
|
||||
#define BLDCFG_1GB_ALIGN FALSE
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME0 'C'
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME1 '0'
|
||||
//
|
||||
|
||||
// Select the platform control flow mode for performance tuning.
|
||||
#define BLDCFG_PLATFORM_CONTROL_FLOW_MODE Nfcm
|
||||
|
||||
/**
|
||||
* Enable the probe filtering performance tuning feature.
|
||||
* The probe filter provides filtering of broadcast probes to
|
||||
* improve link bandwidth and performance for multi- node systems.
|
||||
*
|
||||
* This feature may interact with other performance features.
|
||||
* TRUE -Enable the feature (default) if supported by all processors,
|
||||
* based on revision and presence of L3 cache.
|
||||
* The feature is not enabled if there are no coherent HT links.
|
||||
* FALSE -Do not enable the feature regardless of the configuration.
|
||||
*/
|
||||
//TODO enable it,
|
||||
//but AGESA set PFMode = 0; //PF Disable, HW never set PFInitDone
|
||||
//hang in F10HtAssistInit() do{...} while(PFInitDone != 1)
|
||||
#define BLDCFG_USE_HT_ASSIST FALSE
|
||||
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*/
|
||||
CONST MANUAL_BUID_SWAP_LIST ROMDATA h8scm_manual_swaplist[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
{ //BUID Swap List
|
||||
{ //BUID Swaps
|
||||
/* Each Non-coherent chain may have a list of device swaps,
|
||||
* Each item specify a device will be swap from its current id to a new one
|
||||
*/
|
||||
/* FromID 0x00 is the chain with the southbridge */
|
||||
/* 'Move' device zero to device zero, All others are non applicable */
|
||||
{0x00, 0x00}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
},
|
||||
|
||||
{ //The ordered final BUIDs
|
||||
/* Specify the final BUID to be zero, All others are non applicable */
|
||||
0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
}
|
||||
}
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define HYPERTRANSPORT_V31_SUPPORT 1
|
||||
|
||||
#if HYPERTRANSPORT_V31_SUPPORT
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*
|
||||
*/
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA h8scm_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 3.2GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA h8scm_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set upstream and downstream links to 16 bit widths, and limit frequencies to 3.2GHz */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M, //Actually IO hub only support 2600M MAX
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
#else /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA h8scm_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA h8scm_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
#endif /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
|
||||
/**
|
||||
* HyperTransport links will typically require an equalization at high frequencies.
|
||||
* This is called deemphasis.
|
||||
*
|
||||
* Deemphasis is specified as levels, for example, -3 db.
|
||||
* There are two levels for each link, its receiver deemphasis level and its DCV level,
|
||||
* which is based on the far side transmitter's deemphasis.
|
||||
* For each link, different levels may be required at each link frequency.
|
||||
*
|
||||
* Coherent connections between processors should have an entry for the port on each processor.
|
||||
* There should be one entry for the host root port of each non-coherent chain.
|
||||
*
|
||||
* AGESA initialization code does not set deemphasis on IO Devices.
|
||||
* A default is provided for internal links of MCM processors, and
|
||||
* those links will generally not need deemphasis structures.
|
||||
*/
|
||||
CONST CPU_HT_DEEMPHASIS_LEVEL ROMDATA h8scm_deemphasis_list[] =
|
||||
{
|
||||
/* Socket, Link, LowFreq, HighFreq, Receiver Deemphasis, Dcv Deemphasis */
|
||||
|
||||
/* Non-coherent link deemphasis. */
|
||||
{0, 2, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{0, 2, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
/* Coherent link deemphasis. */
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus3},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus8},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2600M, HT_FREQUENCY_MAX, DeemphasisLevelMinus11pre8, DcvLevelMinus11},
|
||||
|
||||
/* End of the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
|
||||
CONST AP_MTRR_SETTINGS ROMDATA h8scm_ap_mtrr_list[] =
|
||||
{
|
||||
{AMD_AP_MTRR_FIX64k_00000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_80000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_A0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_E0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_E8000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F8000, 0x1818181818181818},
|
||||
{CPU_LIST_TERMINAL}
|
||||
};
|
||||
|
||||
#define BLDCFG_BUID_SWAP_LIST &h8scm_manual_swaplist
|
||||
#define BLDCFG_HTFABRIC_LIMITS_LIST &h8scm_cpu2cpu_limit_list
|
||||
#define BLDCFG_HTCHAIN_LIMITS_LIST &h8scm_io_limit_list
|
||||
#define BLDCFG_PLATFORM_DEEMPHASIS_LIST &h8scm_deemphasis_list
|
||||
#define BLDCFG_AP_MTRR_SETTINGS_LIST &h8scm_ap_mtrr_list
|
||||
|
||||
/* Process the options...
|
||||
* This file include MUST occur AFTER the user option selection settings
|
||||
*/
|
||||
|
||||
#include "SanMarinoInstall.h"
|
@@ -1,68 +0,0 @@
|
||||
#*****************************************************************************
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#*****************************************************************************
|
||||
|
||||
entries
|
||||
|
||||
0 384 r 0 reserved_memory
|
||||
384 1 e 4 boot_option
|
||||
388 4 h 0 reboot_counter
|
||||
#392 3 r 0 unused
|
||||
395 1 e 1 hw_scrubber
|
||||
396 1 e 1 interleave_chip_selects
|
||||
397 2 e 8 max_mem_clock
|
||||
399 1 e 2 multi_core
|
||||
400 1 e 1 power_on_after_fail
|
||||
412 4 e 6 debug_level
|
||||
440 4 e 9 slow_cpu
|
||||
444 1 e 1 nmi
|
||||
445 1 e 1 iommu
|
||||
456 1 e 1 ECC_memory
|
||||
728 256 h 0 user_data
|
||||
984 16 h 0 check_sum
|
||||
# Reserve the extended AMD configuration registers
|
||||
1000 24 r 0 amd_reserved
|
||||
|
||||
|
||||
|
||||
enumerations
|
||||
|
||||
#ID value text
|
||||
1 0 Disable
|
||||
1 1 Enable
|
||||
2 0 Enable
|
||||
2 1 Disable
|
||||
4 0 Fallback
|
||||
4 1 Normal
|
||||
6 6 Notice
|
||||
6 7 Info
|
||||
6 8 Debug
|
||||
6 9 Spew
|
||||
8 0 400Mhz
|
||||
8 1 333Mhz
|
||||
8 2 266Mhz
|
||||
8 3 200Mhz
|
||||
9 0 off
|
||||
9 1 87.5%
|
||||
9 2 75.0%
|
||||
9 3 62.5%
|
||||
9 4 50.0%
|
||||
9 5 37.5%
|
||||
9 6 25.0%
|
||||
9 7 12.5%
|
||||
|
||||
checksums
|
||||
|
||||
checksum 392 983 984
|
@@ -1,217 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
chip northbridge/amd/agesa/family15/root_complex
|
||||
device cpu_cluster 0 on
|
||||
chip cpu/amd/agesa/family15
|
||||
device lapic 0x10 on end
|
||||
end
|
||||
end
|
||||
device domain 0 on
|
||||
subsystemid 0x15d9 0xab11 inherit #Supermicro
|
||||
chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
device pci 18.0 on # Put IO-HUB at link_num 0, Instead of HT Link topology
|
||||
chip northbridge/amd/cimx/rd890 # Southbridge PCI side of HT Root complex
|
||||
device pci 0.0 on end # HT Root Complex 0x9600
|
||||
device pci 0.1 on end # CLKCONFIG
|
||||
device pci 2.0 on end # GPP1 Port0 x16 SLOT4, 0x5A16
|
||||
device pci 3.0 on end # GPP1 Port1
|
||||
device pci 4.0 on end # GPP3a Port0 x4 SAS
|
||||
device pci 5.0 off end # GPP3a Port1
|
||||
device pci 6.0 off end # GPP3a Port2
|
||||
device pci 7.0 off end # GPP3a Port3
|
||||
device pci 8.0 off end # NB/SB Link P2P bridge, should be hidden at boot time
|
||||
device pci 9.0 on end # GPP3a Port4 x1 NC
|
||||
device pci a.0 on end # GPP3a Port5 x1 NC
|
||||
device pci b.0 off end # GPP2 Port0 (Not for sr5650)
|
||||
device pci c.0 off end # GPP2 Port1 (Not for sr5650/sr5670)
|
||||
device pci d.0 off end # GPP3b Port0 (Not for sr5650/sr5670) 0x5A1E, Intel 82576
|
||||
register "gpp1_configuration" = "1" # Configuration 16:0 default
|
||||
#register "gpp2_configuration" = "0" # Configuration 8:8
|
||||
register "gpp3a_configuration" = "2" # 2 Configuration 4:1:1:0:0:0, 11 Configuration 1:1:1:1:1:1
|
||||
register "port_enable" = "0x61f"
|
||||
end #northbridge/amd/cimx/rd890
|
||||
chip southbridge/amd/cimx/sb700 # it is under NB/SB Link, but on the same pci bus
|
||||
device pci 11.0 on end # SATA
|
||||
device pci 12.0 on end # USB1
|
||||
device pci 12.1 on end # USB1
|
||||
device pci 12.2 on end # USB1
|
||||
device pci 13.0 on end # USB2
|
||||
device pci 13.1 on end # USB2
|
||||
device pci 13.2 on end # USB2
|
||||
device pci 14.0 on end # SM
|
||||
device pci 14.1 off end # IDE 0x439c
|
||||
device pci 14.2 off end # HDA 0x4383, h8scm not have codec.
|
||||
device pci 14.3 on # LPC 0x439d
|
||||
chip superio/winbond/w83627dhg
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
device pnp 2e.2 on # Com1
|
||||
io 0x60 = 0x3f8
|
||||
irq 0x70 = 4
|
||||
end
|
||||
device pnp 2e.3 on # Com2
|
||||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
## though UARTs are on the NUVOTON BMC, superio only used to support PS2 KB/MS##
|
||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 0x01 #keyboard
|
||||
irq 0x72 = 0x0C #mouse
|
||||
end
|
||||
device pnp 2e.6 off # SPI
|
||||
end
|
||||
device pnp 2e.307 off # GPIO6
|
||||
end
|
||||
device pnp 2e.8 off # WDTO#, PLED
|
||||
end
|
||||
device pnp 2e.009 off # GPIO2
|
||||
end
|
||||
device pnp 2e.109 off # GPIO3
|
||||
end
|
||||
device pnp 2e.209 off # GPIO4
|
||||
end
|
||||
device pnp 2e.309 off # GPIO5
|
||||
end
|
||||
device pnp 2e.a off # ACPI
|
||||
end
|
||||
device pnp 2e.b off # HWM
|
||||
io 0x60 = 0x290
|
||||
end
|
||||
device pnp 2e.c off # PECI, SST
|
||||
end
|
||||
end #superio/winbond/w83627dhg
|
||||
chip drivers/i2c/w83795
|
||||
register "fanin_ctl1" = "0xff" # Enable monitoring of FANIN1 - FANIN8
|
||||
register "fanin_ctl2" = "0x00" # Connect FANIN11 - FANIN14 to alternate functions
|
||||
register "temp_ctl1" = "0x2a" # Enable monitoring of DTS, VSEN12, and VSEN13
|
||||
register "temp_ctl2" = "0x01" # Enable monitoring of TD1/TR1
|
||||
register "temp_dtse" = "0x03" # Enable DTS1 and DTS2
|
||||
register "volt_ctl1" = "0xff" # Enable monitoring of VSEN1 - VSEN8
|
||||
register "volt_ctl2" = "0xf7" # Enable monitoring of VSEN9 - VSEN11, 3VDD, 3VSB, and VBAT
|
||||
register "temp1_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp1)
|
||||
register "temp2_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp2)
|
||||
register "temp3_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp3)
|
||||
register "temp4_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp4)
|
||||
register "temp5_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp5)
|
||||
register "temp6_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp6)
|
||||
register "temp1_source_select" = "0x00" # Use TD1/TR1 as data source for Temp1
|
||||
register "temp2_source_select" = "0x00" # Use TD2/TR2 as data source for Temp2
|
||||
register "temp3_source_select" = "0x00" # Use TD3/TR3 as data source for Temp3
|
||||
register "temp4_source_select" = "0x00" # Use TD4/TR4 as data source for Temp4
|
||||
register "temp5_source_select" = "0x00" # Use TR5 as data source for Temp5
|
||||
register "temp6_source_select" = "0x00" # Use TR6 as data source for Temp6
|
||||
register "tr1_critical_temperature" = "85" # Set TD1/TR1 critical temperature to 85°C
|
||||
register "tr1_critical_hysteresis" = "80" # Set TD1/TR1 critical hysteresis temperature to 80°C
|
||||
register "tr1_warning_temperature" = "70" # Set TD1/TR1 warning temperature to 70°C
|
||||
register "tr1_warning_hysteresis" = "65" # Set TD1/TR1 warning hysteresis temperature to 65°C
|
||||
register "dts_critical_temperature" = "85" # Set DTS (CPU) critical temperature to 85°C
|
||||
register "dts_critical_hysteresis" = "80" # Set DTS (CPU) critical hysteresis temperature to 80°C
|
||||
register "dts_warning_temperature" = "70" # Set DTS (CPU) warning temperature to 70°C
|
||||
register "dts_warning_hysteresis" = "65" # Set DTS (CPU) warning hysteresis temperature to 65°C
|
||||
register "temp1_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp2_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp3_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp4_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp5_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp6_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp1_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp2_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp3_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp4_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp5_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp6_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "fan1_nonstop" = "7" # Set Fan 1 minimum speed
|
||||
register "fan2_nonstop" = "7" # Set Fan 2 minimum speed
|
||||
register "fan3_nonstop" = "7" # Set Fan 3 minimum speed
|
||||
register "fan4_nonstop" = "7" # Set Fan 4 minimum speed
|
||||
register "fan5_nonstop" = "7" # Set Fan 5 minimum speed
|
||||
register "fan6_nonstop" = "7" # Set Fan 6 minimum speed
|
||||
register "fan7_nonstop" = "7" # Set Fan 7 minimum speed
|
||||
register "fan8_nonstop" = "7" # Set Fan 8 minimum speed
|
||||
register "default_speed" = "100" # All fans to full speed on power up
|
||||
register "fan1_duty" = "100" # Fan 1 to full speed
|
||||
register "fan2_duty" = "100" # Fan 2 to full speed
|
||||
register "fan3_duty" = "100" # Fan 3 to full speed
|
||||
register "fan4_duty" = "100" # Fan 4 to full speed
|
||||
register "fan5_duty" = "100" # Fan 5 to full speed
|
||||
register "fan6_duty" = "100" # Fan 6 to full speed
|
||||
register "fan7_duty" = "100" # Fan 7 to full speed
|
||||
register "fan8_duty" = "100" # Fan 8 to full speed
|
||||
register "vcore1_high_limit_mv" = "1500" # VCORE1 (Node 0) high limit to 1.5V
|
||||
register "vcore1_low_limit_mv" = "900" # VCORE1 (Node 0) low limit to 0.9V
|
||||
register "vcore2_high_limit_mv" = "1500" # VCORE2 (Node 1) high limit to 1.5V
|
||||
register "vcore2_low_limit_mv" = "900" # VCORE2 (Node 1) low limit to 0.9V
|
||||
register "vsen3_high_limit_mv" = "1600" # VSEN1 (Node 0 RAM voltage) high limit to 1.6V
|
||||
register "vsen3_low_limit_mv" = "1100" # VSEN1 (Node 0 RAM voltage) low limit to 1.1V
|
||||
register "vsen4_high_limit_mv" = "1600" # VSEN2 (Node 1 RAM voltage) high limit to 1.6V
|
||||
register "vsen4_low_limit_mv" = "1100" # VSEN2 (Node 1 RAM voltage) low limit to 1.1V
|
||||
register "vsen5_high_limit_mv" = "1250" # VSEN5 (Node 0 HT link voltage) high limit to 1.25V
|
||||
register "vsen5_low_limit_mv" = "1150" # VSEN5 (Node 0 HT link voltage) low limit to 1.15V
|
||||
register "vsen6_high_limit_mv" = "1250" # VSEN6 (Node 1 HT link voltage) high limit to 1.25V
|
||||
register "vsen6_low_limit_mv" = "1150" # VSEN6 (Node 1 HT link voltage) low limit to 1.15V
|
||||
register "vsen7_high_limit_mv" = "1150" # VSEN7 (Northbridge core voltage) high limit to 1.15V
|
||||
register "vsen7_low_limit_mv" = "1050" # VSEN7 (Northbridge core voltage) low limit to 1.05V
|
||||
register "vsen8_high_limit_mv" = "1900" # VSEN8 (+1.8V) high limit to 1.9V
|
||||
register "vsen8_low_limit_mv" = "1700" # VSEN8 (+1.8V) low limit to 1.7V
|
||||
register "vsen9_high_limit_mv" = "1250" # VSEN9 (+1.2V) high limit to 1.25V
|
||||
register "vsen9_low_limit_mv" = "1150" # VSEN9 (+1.2V) low limit to 1.15V
|
||||
register "vsen10_high_limit_mv" = "1150" # VSEN10 (+1.1V) high limit to 1.15V
|
||||
register "vsen10_low_limit_mv" = "1050" # VSEN10 (+1.1V) low limit to 1.05V
|
||||
register "vsen11_high_limit_mv" = "1625" # VSEN11 (5VSB, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen11_low_limit_mv" = "1500" # VSEN11 (5VSB, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vsen12_high_limit_mv" = "1083" # VSEN12 (+12V, scaling factor ~12) high limit to 13V
|
||||
register "vsen12_low_limit_mv" = "917" # VSEN12 (+12V, scaling factor ~12) low limit to 11V
|
||||
register "vsen13_high_limit_mv" = "1625" # VSEN13 (+5V, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen13_low_limit_mv" = "1500" # VSEN13 (+5V, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vdd_high_limit_mv" = "3500" # 3VDD high limit to 3.5V
|
||||
register "vdd_low_limit_mv" = "3100" # 3VDD low limit to 3.1V
|
||||
register "vsb_high_limit_mv" = "3500" # 3VSB high limit to 3.5V
|
||||
register "vsb_low_limit_mv" = "3100" # 3VSB low limit to 3.1V
|
||||
register "vbat_high_limit_mv" = "3500" # VBAT (+3V) high limit to 3.5V
|
||||
register "vbat_low_limit_mv" = "2500" # VBAT (+3V) low limit to 2.5V
|
||||
register "smbus_aux" = "0" # Device located on primary SMBUS
|
||||
device pnp 5e on #hwm
|
||||
end
|
||||
end #drivers/i2c/w83795
|
||||
end # LPC
|
||||
device pci 14.4 on end # PCI 0x4384
|
||||
device pci 14.5 on end # USB 3
|
||||
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
||||
end # southbridge/amd/cimx/sb700
|
||||
end # device pci 18.0
|
||||
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
device pci 18.5 on end #f15
|
||||
|
||||
register "spdAddrLookup" = "
|
||||
{
|
||||
{ {0xA4, 0xA6}, {0xA0, 0xA2}, {0x00, 0x00}, {0x00, 0x00}, }, // socket 0
|
||||
{ {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}, }, // socket 1 (unused)
|
||||
}"
|
||||
end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
end #domain
|
||||
end #northbridge/amd/agesa/family15/root_complex
|
File diff suppressed because it is too large
Load Diff
@@ -1,177 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* ACPI - create the Fixed ACPI Description Tables (FADT)
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/device.h>
|
||||
#include "Platform.h" /*sb700 platform header*/
|
||||
|
||||
#ifndef ACPI_BLK_BASE
|
||||
#define ACPI_BLK_BASE PM1_EVT_BLK_ADDRESS
|
||||
#endif
|
||||
|
||||
void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
|
||||
{
|
||||
acpi_header_t *header = &(fadt->header);
|
||||
|
||||
printk(BIOS_DEBUG, "ACPI_BLK_BASE: 0x%04x\n", ACPI_BLK_BASE);
|
||||
/* Prepare the header */
|
||||
memset((void *)fadt, 0, sizeof(acpi_fadt_t));
|
||||
memcpy(header->signature, "FACP", 4);
|
||||
header->length = 244;
|
||||
header->revision = 3;
|
||||
memcpy(header->oem_id, OEM_ID, 6);
|
||||
memcpy(header->oem_table_id, "AMD ", 8);
|
||||
memcpy(header->asl_compiler_id, ASLC, 4);
|
||||
header->asl_compiler_revision = 0;
|
||||
|
||||
if ((uintptr_t)facs > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: FACS lives above 4G\n");
|
||||
else
|
||||
fadt->firmware_ctrl = (uintptr_t)facs;
|
||||
|
||||
if ((uintptr_t)dsdt > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: DSDT lives above 4G\n");
|
||||
else
|
||||
fadt->dsdt = (uintptr_t)dsdt;
|
||||
|
||||
/* 3 = Workstation, 4 = Enterprise Server, 7 = Performance Server */
|
||||
fadt->preferred_pm_profile = 0x03;
|
||||
fadt->sci_int = 9;
|
||||
/* disable system management mode by setting to 0: */
|
||||
fadt->smi_cmd = 0;
|
||||
fadt->acpi_enable = 0xf0;
|
||||
fadt->acpi_disable = 0xf1;
|
||||
fadt->s4bios_req = 0x0;
|
||||
fadt->pstate_cnt = 0xe2;
|
||||
|
||||
/* RTC_En_En, TMR_En_En, GBL_EN_EN */
|
||||
outl(0x1, PM1_CNT_BLK_ADDRESS); /* set SCI_EN */
|
||||
fadt->pm1a_evt_blk = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->pm1b_evt_blk = 0x0000;
|
||||
fadt->pm1a_cnt_blk = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->pm1b_cnt_blk = 0x0000;
|
||||
fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->pm_tmr_blk = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->gpe0_blk = GPE0_BLK_ADDRESS;
|
||||
fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */
|
||||
|
||||
fadt->pm1_evt_len = 4;
|
||||
fadt->pm1_cnt_len = 2;
|
||||
fadt->pm2_cnt_len = 1;
|
||||
fadt->pm_tmr_len = 4;
|
||||
fadt->gpe0_blk_len = 8;
|
||||
fadt->gpe1_blk_len = 0;
|
||||
fadt->gpe1_base = 0;
|
||||
|
||||
fadt->cst_cnt = 0xe3;
|
||||
fadt->p_lvl2_lat = 101;
|
||||
fadt->p_lvl3_lat = 1001;
|
||||
fadt->flush_size = 0;
|
||||
fadt->flush_stride = 0;
|
||||
fadt->duty_offset = 1;
|
||||
fadt->duty_width = 3;
|
||||
fadt->day_alrm = 0; /* 0x7d these have to be */
|
||||
fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */
|
||||
fadt->century = 0; /* 0x7f to make rtc alrm work */
|
||||
fadt->iapc_boot_arch = 0x3; /* See table 5-11 */
|
||||
fadt->flags = 0x0001c1a5;/* 0x25; */
|
||||
|
||||
fadt->res2 = 0;
|
||||
|
||||
fadt->reset_reg.space_id = 1;
|
||||
fadt->reset_reg.bit_width = 8;
|
||||
fadt->reset_reg.bit_offset = 0;
|
||||
fadt->reset_reg.resv = 0;
|
||||
fadt->reset_reg.addrl = 0xcf9;
|
||||
fadt->reset_reg.addrh = 0x0;
|
||||
|
||||
fadt->reset_value = 6;
|
||||
fadt->x_firmware_ctl_l = ((uintptr_t)facs) & 0xffffffff;
|
||||
fadt->x_firmware_ctl_h = ((uint64_t)(uintptr_t)facs) >> 32;
|
||||
fadt->x_dsdt_l = ((uintptr_t)dsdt) & 0xffffffff;
|
||||
fadt->x_dsdt_h = ((uint64_t)(uintptr_t)dsdt) >> 32;
|
||||
|
||||
fadt->x_pm1a_evt_blk.space_id = 1;
|
||||
fadt->x_pm1a_evt_blk.bit_width = 32;
|
||||
fadt->x_pm1a_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_evt_blk.resv = 0;
|
||||
fadt->x_pm1a_evt_blk.addrl = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_evt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_evt_blk.space_id = 1;
|
||||
fadt->x_pm1b_evt_blk.bit_width = 4;
|
||||
fadt->x_pm1b_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_evt_blk.resv = 0;
|
||||
fadt->x_pm1b_evt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_evt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm1a_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1a_cnt_blk.bit_width = 16;
|
||||
fadt->x_pm1a_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_cnt_blk.resv = 0;
|
||||
fadt->x_pm1a_cnt_blk.addrl = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_cnt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1b_cnt_blk.bit_width = 2;
|
||||
fadt->x_pm1b_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_cnt_blk.resv = 0;
|
||||
fadt->x_pm1b_cnt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm2_cnt_blk.space_id = 1;
|
||||
fadt->x_pm2_cnt_blk.bit_width = 0;
|
||||
fadt->x_pm2_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm2_cnt_blk.resv = 0;
|
||||
fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm2_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm_tmr_blk.space_id = 1;
|
||||
fadt->x_pm_tmr_blk.bit_width = 32;
|
||||
fadt->x_pm_tmr_blk.bit_offset = 0;
|
||||
fadt->x_pm_tmr_blk.resv = 0;
|
||||
fadt->x_pm_tmr_blk.addrl = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->x_pm_tmr_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe0_blk.space_id = 1;
|
||||
fadt->x_gpe0_blk.bit_width = 32;
|
||||
fadt->x_gpe0_blk.bit_offset = 0;
|
||||
fadt->x_gpe0_blk.resv = 0;
|
||||
fadt->x_gpe0_blk.addrl = GPE0_BLK_ADDRESS;
|
||||
fadt->x_gpe0_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe1_blk.space_id = 1;
|
||||
fadt->x_gpe1_blk.bit_width = 0;
|
||||
fadt->x_gpe1_blk.bit_offset = 0;
|
||||
fadt->x_gpe1_blk.resv = 0;
|
||||
fadt->x_gpe1_blk.addrl = 0;
|
||||
fadt->x_gpe1_blk.addrh = 0x0;
|
||||
|
||||
header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t));
|
||||
}
|
@@ -1,101 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/pci.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/pirq_routing.h>
|
||||
|
||||
static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn,
|
||||
u8 link0, u16 bitmap0, u8 link1, u16 bitmap1,
|
||||
u8 link2, u16 bitmap2, u8 link3, u16 bitmap3,
|
||||
u8 slot, u8 rfu)
|
||||
{
|
||||
pirq_info->bus = bus;
|
||||
pirq_info->devfn = devfn;
|
||||
pirq_info->irq[0].link = link0;
|
||||
pirq_info->irq[0].bitmap = bitmap0;
|
||||
pirq_info->irq[1].link = link1;
|
||||
pirq_info->irq[1].bitmap = bitmap1;
|
||||
pirq_info->irq[2].link = link2;
|
||||
pirq_info->irq[2].bitmap = bitmap2;
|
||||
pirq_info->irq[3].link = link3;
|
||||
pirq_info->irq[3].bitmap = bitmap3;
|
||||
pirq_info->slot = slot;
|
||||
pirq_info->rfu = rfu;
|
||||
}
|
||||
|
||||
unsigned long write_pirq_routing_table(unsigned long addr)
|
||||
{
|
||||
|
||||
struct irq_routing_table *pirq;
|
||||
struct irq_info *pirq_info;
|
||||
u32 slot_num;
|
||||
u8 *v;
|
||||
|
||||
u8 sum = 0;
|
||||
int i;
|
||||
|
||||
/* Align the table to be 16 byte aligned. */
|
||||
addr += 15;
|
||||
addr &= ~15;
|
||||
|
||||
/* This table must be between 0xf0000 & 0x100000 */
|
||||
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
||||
|
||||
pirq = (void *)(addr);
|
||||
v = (u8 *) (addr);
|
||||
|
||||
pirq->signature = PIRQ_SIGNATURE;
|
||||
pirq->version = PIRQ_VERSION;
|
||||
|
||||
pirq->rtr_bus = 0;
|
||||
pirq->rtr_devfn = PCI_DEVFN(0x14, 4);
|
||||
|
||||
pirq->exclusive_irqs = 0;
|
||||
|
||||
pirq->rtr_vendor = 0x1002;
|
||||
pirq->rtr_device = 0x4384;
|
||||
|
||||
pirq->miniport_data = 0;
|
||||
|
||||
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
||||
|
||||
pirq_info = (void *)(&pirq->checksum + 1);
|
||||
slot_num = 0;
|
||||
|
||||
/* pci bridge */
|
||||
write_pirq_info(pirq_info, 0, PCI_DEVFN(0x14, 4),
|
||||
0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0,
|
||||
0);
|
||||
pirq_info++;
|
||||
slot_num++;
|
||||
|
||||
pirq->size = 32 + 16 * slot_num;
|
||||
|
||||
for (i = 0; i < pirq->size; i++)
|
||||
sum += v[i];
|
||||
|
||||
sum = pirq->checksum - sum;
|
||||
|
||||
if (sum != pirq->checksum) {
|
||||
pirq->checksum = sum;
|
||||
}
|
||||
|
||||
printk(BIOS_INFO, "write_pirq_routing_table done.\n");
|
||||
|
||||
return (unsigned long)pirq_info;
|
||||
}
|
@@ -1,71 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/device.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <boot/tables.h>
|
||||
#include <device/pci_def.h>
|
||||
#include <NbPlatform.h>
|
||||
#include "chip.h"
|
||||
|
||||
void set_pcie_dereset(void *nbconfig);
|
||||
void set_pcie_reset(void *nbconfig);
|
||||
|
||||
/**
|
||||
*
|
||||
*/
|
||||
void set_pcie_reset(void *nbconfig)
|
||||
{
|
||||
}
|
||||
|
||||
/**
|
||||
* Mainboard specific RD890 CIMx callback
|
||||
* Release Resets to PCIe Links
|
||||
* For Both SR56X0 chips, PCIE_RESET_GPIO1 to reset pcie
|
||||
*/
|
||||
void set_pcie_dereset(void *nbconfig)
|
||||
{
|
||||
//u32 nb_dev = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
u32 i;
|
||||
u32 val;
|
||||
u32 nb_addr;
|
||||
|
||||
val = 0x00000007UL;
|
||||
AMD_NB_CONFIG_BLOCK *pConfig = (AMD_NB_CONFIG_BLOCK*)nbconfig;
|
||||
for (i = 0; i < MAX_NB_COUNT; i ++) {
|
||||
nb_addr = pConfig->Northbridges[i].NbPciAddress.AddressValue | NB_HTIU_INDEX;
|
||||
LibNbPciIndexRMW(nb_addr,
|
||||
NB_HTIU_REGA8,
|
||||
AccessS3SaveWidth32,
|
||||
~val,
|
||||
val,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************************
|
||||
* enable the dedicated function in h8scm board.
|
||||
*************************************************/
|
||||
static void mainboard_enable(device_t dev)
|
||||
{
|
||||
printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");
|
||||
}
|
||||
|
||||
struct chip_operations mainboard_ops = {
|
||||
.enable_dev = mainboard_enable,
|
||||
};
|
@@ -1,174 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <console/console.h>
|
||||
#include <arch/smp/mpspec.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
|
||||
static void *smp_write_config_table(void *v)
|
||||
{
|
||||
struct mp_config_table *mc;
|
||||
int bus_isa;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
device_t dev;
|
||||
u32 *dword;
|
||||
|
||||
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||||
mptable_init(mc, LOCAL_APIC_ADDR);
|
||||
|
||||
smp_write_processors(mc);
|
||||
mptable_write_buses(mc, NULL, &bus_isa);
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
||||
if (dev) {
|
||||
/* Set SP5100 IOAPIC ID */
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0x74) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sp5100, 0x20, dword);
|
||||
|
||||
#ifdef UNUSED_CODE
|
||||
u8 byte;
|
||||
/* Initialize interrupt mapping */
|
||||
/* aza */
|
||||
byte = pci_read_config8(dev, 0x63);
|
||||
byte &= 0xf8;
|
||||
byte |= 0; /* 0: INTA, ...., 7: INTH */
|
||||
pci_write_config8(dev, 0x63, byte);
|
||||
/* SATA */
|
||||
dword = (u32 *)pci_read_config32(dev, 0xAC);
|
||||
dword = dword & ~(7 << 26);
|
||||
dword = dword | (6 << 26); /* 0: INTA, ...., 7: INTH */
|
||||
/* dword |= 1 << 22; PIC and APIC co exists */
|
||||
pci_write_config32(dev, 0xAC, dword);
|
||||
#endif
|
||||
|
||||
/*
|
||||
* 00:12.0: PROG SATA : INT F
|
||||
* 00:13.0: INTA USB_0
|
||||
* 00:13.1: INTB USB_1
|
||||
* 00:13.2: INTC USB_2
|
||||
* 00:13.3: INTD USB_3
|
||||
* 00:13.4: INTC USB_4
|
||||
* 00:13.5: INTD USB2
|
||||
* 00:14.1: INTA IDE
|
||||
* 00:14.2: Prog HDA : INT E
|
||||
* 00:14.5: INTB ACI
|
||||
* 00:14.6: INTB MCI
|
||||
*/
|
||||
|
||||
/* Set RS5650 IOAPIC ID */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0xFC) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sr5650, 0x20, dword);
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
/* I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
#define IO_LOCAL_INT(type, intr, apicid, pin) \
|
||||
smp_write_lintsrc(mc, (type), MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, bus_isa, (intr), (apicid), (pin));
|
||||
|
||||
mptable_add_isa_interrupts(mc, bus_isa, apicid_sp5100, 0);
|
||||
|
||||
/* PCI interrupts are level triggered, and are
|
||||
* associated with a specific bus/device/function tuple.
|
||||
*/
|
||||
#define PCI_INT(bus, dev, int_sign, pin) \
|
||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, (bus), (((dev)<<2)|(int_sign)), apicid_sp5100, (pin))
|
||||
|
||||
/* SMBUS */
|
||||
//PCI_INT(0x0, 0x14, 0x0, 0x10); //not generate interrupt, 3Ch hardcoded to 0
|
||||
|
||||
/* HD Audio */
|
||||
PCI_INT(0x0, 0x14, 0x2, 0x10);
|
||||
|
||||
/* USB */
|
||||
/* OHCI0, OHCI1 hard-wired to 01h, corresponding to using INTA# */
|
||||
/* EHCI hard-wired to 02h, corresponding to using INTB# */
|
||||
/* USB1 */
|
||||
PCI_INT(0x0, 0x12, 0x0, 0x10); /* OHCI0 Port 0~2 */
|
||||
PCI_INT(0x0, 0x12, 0x1, 0x10); /* OHCI1 Port 3~5 */
|
||||
PCI_INT(0x0, 0x12, 0x2, 0x11); /* EHCI Port 0~5 */
|
||||
|
||||
/* USB2 */
|
||||
PCI_INT(0x0, 0x13, 0x0, 0x10); /* OHCI0 Port 6~8 */
|
||||
PCI_INT(0x0, 0x13, 0x1, 0x10); /* OHCI1 Port 9~11 */
|
||||
PCI_INT(0x0, 0x13, 0x2, 0x11); /* EHCI Port 6~11 */
|
||||
|
||||
/* USB3 EHCI hard-wired to 03h, corresponding to using INTC# */
|
||||
PCI_INT(0x0, 0x14, 0x5, 0x12); /* OHCI0 Port 12~13 */
|
||||
|
||||
/* SATA */
|
||||
PCI_INT(0x0, 0x11, 0x0, 0x16); //6, INTG
|
||||
|
||||
/* PCI slots */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 4));
|
||||
if (dev && dev->enabled) {
|
||||
u8 bus_pci = dev->link_list->secondary;
|
||||
/* PCI_SLOT 0. */
|
||||
PCI_INT(bus_pci, 0x5, 0x0, 0x14);
|
||||
PCI_INT(bus_pci, 0x5, 0x1, 0x15);
|
||||
PCI_INT(bus_pci, 0x5, 0x2, 0x16);
|
||||
PCI_INT(bus_pci, 0x5, 0x3, 0x17);
|
||||
|
||||
/* PCI_SLOT 1. */
|
||||
PCI_INT(bus_pci, 0x6, 0x0, 0x15);
|
||||
PCI_INT(bus_pci, 0x6, 0x1, 0x16);
|
||||
PCI_INT(bus_pci, 0x6, 0x2, 0x17);
|
||||
PCI_INT(bus_pci, 0x6, 0x3, 0x14);
|
||||
|
||||
/* PCI_SLOT 2. */
|
||||
PCI_INT(bus_pci, 0x7, 0x0, 0x16);
|
||||
PCI_INT(bus_pci, 0x7, 0x1, 0x17);
|
||||
PCI_INT(bus_pci, 0x7, 0x2, 0x14);
|
||||
PCI_INT(bus_pci, 0x7, 0x3, 0x15);
|
||||
}
|
||||
|
||||
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
IO_LOCAL_INT(mp_ExtINT, 0, MP_APIC_ALL, 0x0);
|
||||
IO_LOCAL_INT(mp_NMI, 0, MP_APIC_ALL, 0x1);
|
||||
/* There is no extension information... */
|
||||
|
||||
/* Compute the checksums */
|
||||
return mptable_finalize(mc);
|
||||
}
|
||||
|
||||
unsigned long write_smp_table(unsigned long addr)
|
||||
{
|
||||
void *v;
|
||||
v = smp_write_floating_table(addr, 0);
|
||||
return (unsigned long)smp_write_config_table(v);
|
||||
}
|
@@ -1,50 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _PLATFORM_CFG_H_
|
||||
#define _PLATFORM_CFG_H_
|
||||
|
||||
|
||||
/* northbridge customize options */
|
||||
/**
|
||||
* Max number of northbridges in the system
|
||||
*/
|
||||
#define MAX_NB_COUNT 1 //TODO: only 1 NB tested
|
||||
|
||||
/**
|
||||
* Enable check for PCIe endpoint to be ready for PCI enumeration.
|
||||
*
|
||||
*/
|
||||
//#define EPREADY_WORKAROUND_DISABLED
|
||||
|
||||
/**
|
||||
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
|
||||
*
|
||||
*/
|
||||
#define IOMMU_SUPPORT_DISABLE //TODO: enable it
|
||||
|
||||
/**
|
||||
* Disable server PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define HOTPLUG_SUPPORT_DISABLED
|
||||
|
||||
/**
|
||||
* Disable support for device number remapping for PCIe portsserver PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define DEVICE_REMAP_DISABLE
|
||||
|
||||
#endif //_PLATFORM_CFG_H_
|
@@ -1,268 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "NbPlatform.h"
|
||||
#include "rd890_cfg.h"
|
||||
#include "northbridge/amd/cimx/rd890/chip.h"
|
||||
#include "nbInitializer.h"
|
||||
#include <string.h>
|
||||
#include <arch/ioapic.h>
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
#include <device/device.h>
|
||||
extern void set_pcie_reset(void *config);
|
||||
extern void set_pcie_dereset(void *config);
|
||||
|
||||
/**
|
||||
* Platform dependent configuration at ramstage
|
||||
*/
|
||||
static void nb_platform_config(device_t nb_dev, AMD_NB_CONFIG *NbConfigPtr)
|
||||
{
|
||||
u16 i;
|
||||
PCIE_CONFIG *pPcieConfig = NbConfigPtr->pPcieConfig;
|
||||
//AMD_NB_CONFIG_BLOCK *ConfigPtr = GET_BLOCK_CONFIG_PTR(NbConfigPtr);
|
||||
struct northbridge_amd_cimx_rd890_config *rd890_info = NULL;
|
||||
DEFAULT_PLATFORM_CONFIG(platform_config);
|
||||
|
||||
/* update the platform depentent configuration by devicetree */
|
||||
rd890_info = nb_dev->chip_info;
|
||||
platform_config.PortEnableMap = rd890_info->port_enable;
|
||||
if (rd890_info->gpp1_configuration == 0) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp1_configuration == 1) {
|
||||
platform_config.Gpp1Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
if (rd890_info->gpp2_configuration == 0) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AAAA;
|
||||
} else if (rd890_info->gpp2_configuration == 1) {
|
||||
platform_config.Gpp2Config = GFX_CONFIG_AABB;
|
||||
}
|
||||
platform_config.Gpp3aConfig = rd890_info->gpp3a_configuration;
|
||||
|
||||
if (platform_config.Gpp1Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[0] = platform_config.Gpp1Config;
|
||||
}
|
||||
if (platform_config.Gpp2Config != 0) {
|
||||
pPcieConfig->CoreConfiguration[1] = platform_config.Gpp2Config;
|
||||
}
|
||||
if (platform_config.Gpp3aConfig != 0) {
|
||||
pPcieConfig->CoreConfiguration[2] = platform_config.Gpp3aConfig;
|
||||
}
|
||||
|
||||
pPcieConfig->TempMmioBaseAddress = (UINT16)(platform_config.TemporaryMmio >> 20);
|
||||
for (i = 0; i <= MAX_CORE_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].SkipConfiguration = OFF;
|
||||
NbConfigPtr->pPcieConfig->CoreSetting[i].PerformanceMode = OFF;
|
||||
}
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
NbConfigPtr->pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen2;
|
||||
}
|
||||
|
||||
for (i = MIN_PORT_ID; i <= MAX_PORT_ID; i++) {
|
||||
if ((platform_config.PortEnableMap & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortPresent = ON;
|
||||
if ((platform_config.PortGen1Map & (1 << i)) != 0) {
|
||||
pPcieConfig->PortConfiguration[i].PortLinkMode = PcieLinkModeGen1;
|
||||
}
|
||||
if ((platform_config.PortHotplugMap & (1 << i)) != 0) {
|
||||
u16 j;
|
||||
pPcieConfig->PortConfiguration[i].PortHotplug = ON; /* Enable Hotplug */
|
||||
/* Set Hotplug descriptor info */
|
||||
for (j = 0; j < 8; j++) {
|
||||
u32 PortDescriptor;
|
||||
PortDescriptor = platform_config.PortHotplugDescriptors[j];
|
||||
if ((PortDescriptor & 0xF) == j) {
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugDevMap = (PortDescriptor >> 4) & 3;
|
||||
pPcieConfig->ExtPortConfiguration[j].PortHotplugByteMap = (PortDescriptor >> 6) & 1;
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
#endif // __PRE_RAM__
|
||||
|
||||
/**
|
||||
* @brief Entry point of Northbridge CIMx callout/CallBack
|
||||
*
|
||||
* prototype AGESA_STATUS (*CALLOUT_ENTRY) (UINT32 Param1, UINTN Param2, VOID* ConfigPtr);
|
||||
*
|
||||
* @param[in] func Northbridge CIMx CallBackId
|
||||
* @param[in] data Northbridge Input Data.
|
||||
* @param[in] *config Northbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
static u32 rd890_callout_entry(u32 func, uintptr_t data, void *config)
|
||||
{
|
||||
u32 ret = 0;
|
||||
#ifndef __PRE_RAM__
|
||||
device_t nb_dev = (device_t)data;
|
||||
#endif
|
||||
AMD_NB_CONFIG *nbConfigPtr = (AMD_NB_CONFIG*)config;
|
||||
|
||||
switch (func) {
|
||||
case PHCB_AmdPortTrainingCompleted:
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetDeassert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_dereset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetAssert:
|
||||
#ifndef __PRE_RAM__
|
||||
set_pcie_reset(config);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case PHCB_AmdPortResetSupported:
|
||||
break;
|
||||
case PHCB_AmdGeneratePciReset:
|
||||
break;
|
||||
case PHCB_AmdGetExclusionTable:
|
||||
break;
|
||||
case PHCB_AmdAllocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdUpdateApicInterruptMapping:
|
||||
break;
|
||||
case PHCB_AmdFreeBuffer:
|
||||
break;
|
||||
case PHCB_AmdLocateBuffer:
|
||||
break;
|
||||
case PHCB_AmdReportEvent:
|
||||
break;
|
||||
case PHCB_AmdPcieAsmpInfo:
|
||||
break;
|
||||
|
||||
case CB_AmdSetNbPorConfig:
|
||||
break;
|
||||
case CB_AmdSetHtConfig:
|
||||
/*TODO: different HT path and deempasis for each NB */
|
||||
nbConfigPtr->pHtConfig->NbTransmitterDeemphasis = DEFAULT_HT_DEEMPASIES;
|
||||
|
||||
break;
|
||||
case CB_AmdSetPcieEarlyConfig:
|
||||
#ifndef __PRE_RAM__
|
||||
nb_platform_config(nb_dev, nbConfigPtr);
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetEarlyPostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetMidPostConfig:
|
||||
nbConfigPtr->pNbConfig->IoApicBaseAddress = IO_APIC_ADDR;
|
||||
#ifndef IOMMU_SUPPORT_DISABLE //TODO enable iommu
|
||||
/* SBIOS must alloc 16K memory for IOMMU MMIO */
|
||||
UINT32 MmcfgBarAddress; //using default IOmmuBaseAddress
|
||||
LibNbPciRead(nbConfigPtr->NbPciAddress.AddressValue | 0x1C,
|
||||
AccessWidth32,
|
||||
&MmcfgBarAddress,
|
||||
nbConfigPtr);
|
||||
MmcfgBarAddress &= ~0xf;
|
||||
if (MmcfgBarAddress != 0) {
|
||||
nbConfigPtr->IommuBaseAddress = MmcfgBarAddress;
|
||||
}
|
||||
nbConfigPtr->IommuBaseAddress = 0; //disable iommu
|
||||
#endif
|
||||
break;
|
||||
|
||||
case CB_AmdSetLatePostConfig:
|
||||
break;
|
||||
|
||||
case CB_AmdSetRecoveryConfig:
|
||||
break;
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
* @brief North Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig)
|
||||
{
|
||||
u16 i = 0;
|
||||
PCI_ADDR PciAddress;
|
||||
u32 val, sbNode, sbLink;
|
||||
|
||||
if (!pConfig) {
|
||||
return;
|
||||
}
|
||||
|
||||
memset(pConfig, 0, sizeof(AMD_NB_CONFIG_BLOCK));
|
||||
for (i = 0; i < MAX_NB_COUNT; i++) {
|
||||
pConfig->Northbridges[i].pNbConfig = &nbConfig[i];
|
||||
pConfig->Northbridges[i].pHtConfig = &htConfig[i];
|
||||
pConfig->Northbridges[i].pPcieConfig = &pcieConfig[i];
|
||||
pConfig->Northbridges[i].ConfigPtr = &pConfig;
|
||||
}
|
||||
|
||||
/* Initialize all NB structures */
|
||||
AmdInitializer(pConfig);
|
||||
|
||||
pConfig->NumberOfNorthbridges = MAX_NB_COUNT - 1; /* Support limited to primary NB only located at 0:0:0 */
|
||||
pConfig->StandardHeader.PcieBasePtr = (VOID *)PCIEX_BASE_ADDRESS;
|
||||
pConfig->StandardHeader.CalloutPtr = &rd890_callout_entry;
|
||||
|
||||
/*
|
||||
* PCI Address to Access NB. Depends on HT topology and configuration for multi NB platform.
|
||||
* Always 0:0:0 on single NB platform.
|
||||
*/
|
||||
pConfig->Northbridges[0].NbPciAddress.AddressValue = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
|
||||
/* Set HT path to NB by SbNode and SbLink */
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x60);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbNode = (val >> 8) & 0x07;
|
||||
PciAddress.AddressValue = MAKE_SBDFO(0, 0, CONFIG_CDB, FUNC_0, 0x64);
|
||||
LibNbPciRead(PciAddress.AddressValue, AccessWidth32, &val, &(pConfig->Northbridges[0]));
|
||||
sbLink = (val >> 8) & 0x07; //assum ganged
|
||||
pConfig->Northbridges[0].NbHtPath.NodeID = sbNode;
|
||||
pConfig->Northbridges[0].NbHtPath.LinkID = sbLink;
|
||||
//TODO: other NBs
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* If temporrary MMIO enable set up CPU MMIO */
|
||||
for (i = 0; i <= pConfig->NumberOfNorthbridges; i++) {
|
||||
UINT32 MmioBase;
|
||||
UINT32 LinkId;
|
||||
UINT32 SubLinkId;
|
||||
MmioBase = pConfig->Northbridges[i].pPcieConfig->TempMmioBaseAddress;
|
||||
if (MmioBase != 0) {
|
||||
LinkId = pConfig->Northbridges[i].NbHtPath.LinkID & 0xf;
|
||||
SubLinkId = ((pConfig->Northbridges[i].NbHtPath.LinkID & 0xF0) == 0x20) ? 1 : 0;
|
||||
/* Set Limit */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x84),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
((MmioBase << 12) + 0xF00) | (LinkId << 4) | (SubLinkId << 6),
|
||||
&(pConfig->Northbridges[i]));
|
||||
/* Set Base */
|
||||
LibNbPciRMW(MAKE_SBDFO (0, 0, 0x18, 0x1, (i * 4) + 0x80),
|
||||
AccessWidth32,
|
||||
0x0,
|
||||
(MmioBase << 12) | 0x3,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
#endif
|
||||
}
|
@@ -1,169 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _RD890_CFG_H_
|
||||
#define _RD890_CFG_H_
|
||||
|
||||
#include "NbPlatform.h"
|
||||
|
||||
/* platform dependent configuration default value */
|
||||
|
||||
/**
|
||||
* Path from CPU to NB
|
||||
* [0..7] - Node (0..8)
|
||||
* [8..11] - Link (0..3)
|
||||
* [12..15] - Sublink (1..2), If NB connected to full link than Sublink should be set to 0.
|
||||
*/
|
||||
#ifndef DEFAULT_HT_PATH
|
||||
#if IS_ENABLED(CONFIG_CPU_AMD_AGESA_FAMILY15)
|
||||
#define DEFAULT_HT_PATH {0x0, 0x1}
|
||||
#else /* FAMILY10 */
|
||||
#define DEFAULT_HT_PATH {0x0, 0x3}
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of enabled ports on NB #0/1/2/3
|
||||
* Bit[0] - Reserved
|
||||
* Bit[1] - Reserved
|
||||
* Bit[2] - Enable PCIe port 2
|
||||
* Bit[3] - Enable PCIe port 3
|
||||
* Bit[4] - Enable PCIe port 4
|
||||
* Bit[5] - Enable PCIe port 5
|
||||
* Bit[6] - Enable PCIe port 2
|
||||
* Bit[7] - Enable PCIe port 7
|
||||
* Bit[8] - Reserved
|
||||
* Bit[9] - Enable PCIe port 9
|
||||
* Bit[10]- Enable PCIe port 10
|
||||
* Bit[11]- Enable PCIe port 11
|
||||
* Bit[12]- Enable PCIe port 12
|
||||
* Bit[13]- Enable PCIe port 13
|
||||
* Example:
|
||||
* port_enable = 0x14
|
||||
* Port 2 and 4 enabled for training/initialization
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_ENABLE_MAP
|
||||
#define DEFAULT_PORT_ENABLE_MAP 0x0014
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have slot or onboard device connected.
|
||||
* Example force PCIe Gen1 supporton port 2 and 4 (DEFAULT_PORT_ENABLE_MAP = BIT2 | BIT4)
|
||||
* define DEFAULT_PORT_FORCE_GEN1 0x604
|
||||
*/
|
||||
#ifndef DEFAULT_PORT_FORCE_GEN1
|
||||
#define DEFAULT_PORT_FORCE_GEN1 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Bitmap of ports that have server hotplug support
|
||||
*/
|
||||
#ifndef DEFAULT_HOTPLUG_SUPPORT
|
||||
#define DEFAULT_HOTPLUG_SUPPORT 0x0
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_HOTPLUG_DESCRIPTOR
|
||||
#define DEFAULT_HOTPLUG_DESCRIPTOR {0, 0, 0, 0, 0, 0, 0, 0}
|
||||
#endif
|
||||
|
||||
#ifndef DEFAULT_TEMPMMIO_BASE_ADDRESS
|
||||
#define DEFAULT_TEMPMMIO_BASE_ADDRESS 0xD0000000
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP1 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP1_CONFIG
|
||||
#define DEFAULT_GPP1_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP2 core configuraton on NB #0/1/2/3.
|
||||
* 2 x8 slot, GFX_CONFIG_AABB
|
||||
* 1 x16 slot, GFX_CONFIG_AAAA
|
||||
*/
|
||||
#ifndef DEFAULT_GPP2_CONFIG
|
||||
#define DEFAULT_GPP2_CONFIG GFX_CONFIG_AABB
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default GPP3a core configuraton on NB #0/1/2/3.
|
||||
* 4:2:0:0:0:0 - GPP_CONFIG_GPP420000, 0x1
|
||||
* 4:1:1:0:0:0 - GPP_CONFIG_GPP411000, 0x2
|
||||
* 2:2:2:0:0:0 - GPP_CONFIG_GPP222000, 0x3
|
||||
* 2:2:1:1:0:0 - GPP_CONFIG_GPP221100, 0x4
|
||||
* 2:1:1:1:1:0 - GPP_CONFIG_GPP211110, 0x5
|
||||
* 1:1:1:1:1:1 - GPP_CONFIG_GPP111111, 0x6
|
||||
*/
|
||||
#ifndef DEFAULT_GPP3A_CONFIG
|
||||
#define DEFAULT_GPP3A_CONFIG GPP_CONFIG_GPP111111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* Default HT Transmitter de-emphasis setting
|
||||
*/
|
||||
#ifndef DEFAULT_HT_DEEMPASIES
|
||||
#define DEFAULT_HT_DEEMPASIES 0x3
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Default APIC nterrupt base for IOAPIC
|
||||
*/
|
||||
#ifndef DEFAULT_APIC_INTERRUPT_BASE
|
||||
#define DEFAULT_APIC_INTERRUPT_BASE 24
|
||||
#endif
|
||||
|
||||
|
||||
#define DEFAULT_PLATFORM_CONFIG(name) \
|
||||
NB_PLATFORM_CONFIG name = { \
|
||||
DEFAULT_PORT_ENABLE_MAP, \
|
||||
DEFAULT_PORT_FORCE_GEN1, \
|
||||
DEFAULT_HOTPLUG_SUPPORT, \
|
||||
DEFAULT_HOTPLUG_DESCRIPTOR, \
|
||||
DEFAULT_TEMPMMIO_BASE_ADDRESS, \
|
||||
DEFAULT_GPP1_CONFIG, \
|
||||
DEFAULT_GPP2_CONFIG, \
|
||||
DEFAULT_GPP3A_CONFIG, \
|
||||
DEFAULT_HT_DEEMPASIES, \
|
||||
/*DEFAULT_HT_PATH,*/ \
|
||||
DEFAULT_APIC_INTERRUPT_BASE, \
|
||||
}
|
||||
|
||||
/**
|
||||
* Platform configuration
|
||||
*/
|
||||
typedef struct {
|
||||
UINT16 PortEnableMap; ///< Bitmap of enabled ports
|
||||
UINT16 PortGen1Map; ///< Bitmap of ports to disable Gen2
|
||||
UINT16 PortHotplugMap; ///< Bitmap of ports support hotplug
|
||||
UINT8 PortHotplugDescriptors[8];///< Ports Hotplug descriptors
|
||||
UINT32 TemporaryMmio; ///< Temporary MMIO
|
||||
UINT32 Gpp1Config; ///< Default PCIe GFX core configuration
|
||||
UINT32 Gpp2Config; ///< Default PCIe GPP2 core configuration
|
||||
UINT32 Gpp3aConfig; ///< Default PCIe GPP3a core configuration
|
||||
UINT8 NbTransmitterDeemphasis; ///< HT transmitter de-emphasis level
|
||||
// HT_PATH NbHtPath; ///< HT path to NB
|
||||
UINT8 GlobalApicInterruptBase; ///< Global APIC interrupt base that is used in MADT table for IO APIC.
|
||||
} NB_PLATFORM_CONFIG;
|
||||
|
||||
/**
|
||||
* Bridge CIMx configuration
|
||||
*/
|
||||
void rd890_cimx_config(AMD_NB_CONFIG_BLOCK *pConfig, NB_CONFIG *nbConfig, HT_CONFIG *htConfig, PCIE_CONFIG *pcieConfig);
|
||||
|
||||
#endif //_RD890_CFG_H_
|
@@ -1,112 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <lib.h>
|
||||
#include <reset.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/io.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/stages.h>
|
||||
#include <cpu/x86/bist.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
#include <cpu/amd/car.h>
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/agesa_helper.h>
|
||||
#include <northbridge/amd/agesa/family15/reset_test.h>
|
||||
#include <nb_cimx.h>
|
||||
#include <sb_cimx.h>
|
||||
#include <superio/nuvoton/wpcm450/wpcm450.h>
|
||||
#include <superio/winbond/common/winbond.h>
|
||||
#include <superio/winbond/w83627dhg/w83627dhg.h>
|
||||
|
||||
|
||||
#define SERIAL_DEV PNP_DEV(0x2e, W83627DHG_SP1)
|
||||
#define DUMMY_DEV PNP_DEV(0x2e, 0)
|
||||
|
||||
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
/* Must come first to enable PCI MMCONF. */
|
||||
amd_initmmio();
|
||||
|
||||
post_code(0x31);
|
||||
|
||||
/* Halt if there was a built in self test failure */
|
||||
post_code(0x33);
|
||||
report_bist_failure(bist);
|
||||
|
||||
sb7xx_51xx_enable_wideio(0, 0x1600); /* though UARTs are on the NUVOTON BMC */
|
||||
wpcm450_enable_dev(WPCM450_SP1, 0x164E, CONFIG_TTYS0_BASE);
|
||||
sb7xx_51xx_disable_wideio(0);
|
||||
post_code(0x34);
|
||||
|
||||
post_code(0x35);
|
||||
console_init();
|
||||
|
||||
val = cpuid_eax(1);
|
||||
printk(BIOS_DEBUG, "BSP Family_Model: %08x\n", val);
|
||||
printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx\n", cpu_init_detectedx);
|
||||
|
||||
post_code(0x37);
|
||||
agesawrapper_amdinitreset();
|
||||
|
||||
if (!cpu_init_detectedx && boot_cpu()) {
|
||||
post_code(0x38);
|
||||
/*
|
||||
* SR5650/5670/5690 RD890 chipset, read pci config space hang at POR,
|
||||
* Disable all Pcie Bridges to work around It.
|
||||
*/
|
||||
sr56x0_rd890_disable_pcie_bridge();
|
||||
post_code(0x39);
|
||||
nb_Poweron_Init();
|
||||
post_code(0x3A);
|
||||
sb_Poweron_Init();
|
||||
}
|
||||
post_code(0x3B);
|
||||
agesawrapper_amdinitearly();
|
||||
|
||||
post_code(0x3C);
|
||||
nb_Ht_Init();
|
||||
|
||||
post_code(0x3D);
|
||||
/* Reset for HT, FIDVID, PLL and ucode patch(errata) changes to take affect. */
|
||||
if (!warm_reset_detect(0)) {
|
||||
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
|
||||
distinguish_cpu_resets(0);
|
||||
soft_reset();
|
||||
die("After soft_reset - shouldn't see this message!!!\n");
|
||||
}
|
||||
|
||||
post_code(0x40);
|
||||
agesawrapper_amdinitpost();
|
||||
|
||||
post_code(0x41);
|
||||
agesawrapper_amdinitenv();
|
||||
post_code(0x42);
|
||||
|
||||
post_code(0x50);
|
||||
printk(BIOS_DEBUG, "Disabling cache as RAM ");
|
||||
disable_cache_as_ram();
|
||||
printk(BIOS_DEBUG, "done\n");
|
||||
|
||||
post_code(0x51);
|
||||
copy_and_run();
|
||||
|
||||
/* We will not return, Should never see this message and post code. */
|
||||
printk(BIOS_DEBUG, "should not be here -\n");
|
||||
post_code(0x54);
|
||||
}
|
@@ -1,140 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h> /* printk */
|
||||
#include "Platform.h"
|
||||
#include "sb700_cfg.h"
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
* should be called before exeucte CIMx function.
|
||||
* this function will be called in romstage and ramstage.
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_config)
|
||||
{
|
||||
if (!sb_config) {
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - No sb_config.\n");
|
||||
return;
|
||||
}
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - Start.\n");
|
||||
memset(sb_config, 0, sizeof(AMDSBCFG));
|
||||
|
||||
/* SB_POWERON_INIT */
|
||||
sb_config->StdHeader.Func = SB_POWERON_INIT;
|
||||
|
||||
/* header */
|
||||
sb_config->StdHeader.pPcieBase = PCIEX_BASE_ADDRESS;
|
||||
|
||||
/* static Build Parameters */
|
||||
sb_config->BuildParameters.BiosSize = BIOS_SIZE;
|
||||
sb_config->BuildParameters.LegacyFree = LEGACY_FREE;
|
||||
sb_config->BuildParameters.EcKbd = 0;
|
||||
sb_config->BuildParameters.EcChannel0 = 0;
|
||||
sb_config->BuildParameters.Smbus0BaseAddress = SMBUS0_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.Smbus1BaseAddress = SMBUS1_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SioPmeBaseAddress = SIO_PME_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.WatchDogTimerBase = WATCHDOG_TIMER_BASE_ADDRESS;
|
||||
sb_config->BuildParameters.SpiRomBaseAddress = SPI_BASE_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.AcpiPm1EvtBlkAddr = PM1_EVT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPm1CntBlkAddr = PM1_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiPmTmrBlkAddr = PM1_TMR_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.CpuControlBlkAddr = CPU_CNT_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.AcpiGpe0BlkAddr = GPE0_BLK_ADDRESS;
|
||||
sb_config->BuildParameters.SmiCmdPortAddr = SMI_CMD_PORT;
|
||||
sb_config->BuildParameters.AcpiPmaCntBlkAddr = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
|
||||
sb_config->BuildParameters.SataIDESsid = SATA_IDE_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAIDSsid = SATA_RAID_MODE_SSID;
|
||||
sb_config->BuildParameters.SataRAID5Ssid = SATA_RAID5_MODE_SSID;
|
||||
sb_config->BuildParameters.SataAHCISsid = SATA_AHCI_SSID;
|
||||
sb_config->BuildParameters.Ohci0Ssid = OHCI0_SSID;
|
||||
sb_config->BuildParameters.Ohci1Ssid = OHCI1_SSID;
|
||||
sb_config->BuildParameters.Ohci2Ssid = OHCI2_SSID;
|
||||
sb_config->BuildParameters.Ohci3Ssid = OHCI3_SSID;
|
||||
sb_config->BuildParameters.Ohci4Ssid = OHCI4_SSID;
|
||||
sb_config->BuildParameters.Ehci0Ssid = EHCI0_SSID;
|
||||
sb_config->BuildParameters.Ehci1Ssid = EHCI1_SSID;
|
||||
sb_config->BuildParameters.SmbusSsid = SMBUS_SSID;
|
||||
sb_config->BuildParameters.IdeSsid = IDE_SSID;
|
||||
sb_config->BuildParameters.AzaliaSsid = AZALIA_SSID;
|
||||
sb_config->BuildParameters.LpcSsid = LPC_SSID;
|
||||
|
||||
sb_config->BuildParameters.HpetBase = HPET_BASE_ADDRESS;
|
||||
|
||||
/* General */
|
||||
sb_config->Spi33Mhz = 1;
|
||||
sb_config->SpreadSpectrum = 0;
|
||||
sb_config->PciClk5 = 1;
|
||||
sb_config->PciClks = 0x1F;
|
||||
sb_config->ResetCpuOnSyncFlood = 1; // Do not reset CPU on sync flood
|
||||
sb_config->TimerClockSource = 2; // Auto
|
||||
sb_config->S3Resume = 0;
|
||||
sb_config->RebootRequired = 0;
|
||||
|
||||
/* HPET */
|
||||
sb_config->HpetTimer = HPET_TIMER;
|
||||
|
||||
/* USB */
|
||||
sb_config->UsbIntClock = 0; // Use external clock
|
||||
sb_config->Usb1Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 18 Func0
|
||||
sb_config->Usb1Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 18 Func1
|
||||
sb_config->Usb1Ehci = 1; //0:disable 1:enable Bus 0 Dev 18 Func2
|
||||
sb_config->Usb2Ohci0 = 1; //0:disable 1:enable Bus 0 Dev 19 Func0
|
||||
sb_config->Usb2Ohci1 = 1; //0:disable 1:enable Bus 0 Dev 19 Func1
|
||||
sb_config->Usb2Ehci = 1; //0:disable 1:enable Bus 0 Dev 19 Func2
|
||||
sb_config->Usb3Ohci = 1; //0:disable 1:enable Bus 0 Dev 20 Func5
|
||||
sb_config->UsbOhciLegacyEmulation = 1; //0:Enable 1:Disable
|
||||
|
||||
sb_config->AcpiS1Supported = 1;
|
||||
|
||||
/* SATA */
|
||||
sb_config->SataController = 1;
|
||||
sb_config->SataClass = CONFIG_SATA_CONTROLLER_MODE; //0 native, 1 raid, 2 ahci
|
||||
sb_config->SataSmbus = 0;
|
||||
sb_config->SataAggrLinkPmCap = 1;
|
||||
sb_config->SataPortMultCap = 1;
|
||||
sb_config->SataClkAutoOff = 1;
|
||||
sb_config->SataIdeCombMdPriSecOpt = 0; //0 -IDE as primary, 1 -IDE as secondary.
|
||||
//TODO: set to secondary not take effect.
|
||||
sb_config->SataIdeCombinedMode = 0; //1 IDE controlor exposed and combined mode enabled, 0 disabled
|
||||
sb_config->SataEspPort = 0;
|
||||
sb_config->SataClkAutoOffAhciMode = 1;
|
||||
sb_config->SataHpcpButNonESP = 0;
|
||||
sb_config->SataHideUnusedPort = 0;
|
||||
|
||||
/* Azalia HDA */
|
||||
sb_config->AzaliaController = AZALIA_CONTROLLER;
|
||||
sb_config->AzaliaPinCfg = AZALIA_PIN_CONFIG;
|
||||
sb_config->AzaliaSdin0 = AZALIA_SDIN_PIN_0;
|
||||
sb_config->AzaliaSdin1 = AZALIA_SDIN_PIN_1;
|
||||
sb_config->AzaliaSdin2 = AZALIA_SDIN_PIN_2;
|
||||
sb_config->AzaliaSdin3 = AZALIA_SDIN_PIN_3;
|
||||
sb_config->pAzaliaOemCodecTablePtr = NULL;
|
||||
|
||||
#ifndef __PRE_RAM__
|
||||
/* ramstage cimx config here */
|
||||
if (!sb_config->StdHeader.pCallBack) {
|
||||
sb_config->StdHeader.pCallBack = sb700_callout_entry;
|
||||
}
|
||||
|
||||
//sb_config->
|
||||
#endif //!__PRE_RAM__
|
||||
printk(BIOS_DEBUG, "SB700 - Cfg.c - sb700_cimx_config - End.\n");
|
||||
}
|
@@ -1,237 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#ifndef _SB700_CFG_H_
|
||||
#define _SB700_CFG_H_
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
|
||||
/**
|
||||
* @def BIOS_SIZE_1M
|
||||
* @def BIOS_SIZE_2M
|
||||
* @def BIOS_SIZE_4M
|
||||
* @def BIOS_SIZE_8M
|
||||
*/
|
||||
#define BIOS_SIZE_1M 0
|
||||
#define BIOS_SIZE_2M 1
|
||||
#define BIOS_SIZE_4M 3
|
||||
#define BIOS_SIZE_8M 7
|
||||
|
||||
/* In SB700, default ROM size is 1M Bytes, if your platform ROM
|
||||
* bigger than 1M you have to set the ROM size outside CIMx module and
|
||||
* before AGESA module get call.
|
||||
*/
|
||||
#ifndef BIOS_SIZE
|
||||
#if IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_1024)
|
||||
#define BIOS_SIZE BIOS_SIZE_1M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_2048)
|
||||
#define BIOS_SIZE BIOS_SIZE_2M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_4096)
|
||||
#define BIOS_SIZE BIOS_SIZE_4M
|
||||
#elif IS_ENABLED(CONFIG_COREBOOT_ROMSIZE_KB_8192)
|
||||
#define BIOS_SIZE BIOS_SIZE_8M
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SPREAD_SPECTRUM
|
||||
* @brief
|
||||
* 0 - Disable Spread Spectrum function
|
||||
* 1 - Enable Spread Spectrum function
|
||||
*/
|
||||
#define SPREAD_SPECTRUM 0
|
||||
|
||||
/**
|
||||
* @def SB_HPET_TIMER
|
||||
* @brief
|
||||
* 0 - Disable hpet
|
||||
* 1 - Enable hpet
|
||||
*/
|
||||
#define HPET_TIMER 1
|
||||
|
||||
/**
|
||||
* @def USB_CONFIG
|
||||
* @brief bit[0-6] used to control USB
|
||||
* 0 - Disable
|
||||
* 1 - Enable
|
||||
* Usb Ohci1 Contoller (Bus 0 Dev 18 Func0) is define at BIT0
|
||||
* Usb Ehci1 Contoller (Bus 0 Dev 18 Func2) is define at BIT1
|
||||
* Usb Ohci2 Contoller (Bus 0 Dev 19 Func0) is define at BIT2
|
||||
* Usb Ehci2 Contoller (Bus 0 Dev 19 Func2) is define at BIT3
|
||||
* Usb Ohci3 Contoller (Bus 0 Dev 22 Func0) is define at BIT4
|
||||
* Usb Ehci3 Contoller (Bus 0 Dev 22 Func2) is define at BIT5
|
||||
* Usb Ohci4 Contoller (Bus 0 Dev 20 Func5) is define at BIT6
|
||||
*/
|
||||
#define USB_CINFIG 0x7F
|
||||
|
||||
/**
|
||||
* @def PCI_CLOCK_CTRL
|
||||
* @brief bit[0-4] used for PCI Slots Clock Control,
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
* PCI SLOT 0 define at BIT0
|
||||
* PCI SLOT 1 define at BIT1
|
||||
* PCI SLOT 2 define at BIT2
|
||||
* PCI SLOT 3 define at BIT3
|
||||
* PCI SLOT 4 define at BIT4
|
||||
*/
|
||||
#define PCI_CLOCK_CTRL 0x1F
|
||||
|
||||
/**
|
||||
* @def SATA_CONTROLLER
|
||||
* @brief INCHIP Sata Controller
|
||||
*/
|
||||
#ifndef SATA_CONTROLLER
|
||||
#define SATA_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def SATA_MODE
|
||||
* @brief INCHIP Sata Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_MODE
|
||||
#define SATA_MODE NATIVE_IDE_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
*/
|
||||
#define IDE_LEGACY_MODE 0
|
||||
#define IDE_NATIVE_MODE 1
|
||||
|
||||
/**
|
||||
* @def SATA_IDE_MODE
|
||||
* @brief INCHIP Sata IDE Controller Mode
|
||||
* NOTE: DO NOT ALLOW SATA & IDE use same mode
|
||||
*/
|
||||
#ifndef SATA_IDE_MODE
|
||||
#define SATA_IDE_MODE IDE_LEGACY_MODE
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def EXTERNAL_CLOCK
|
||||
* @brief 00/10: Reference clock from crystal oscillator via
|
||||
* PAD_XTALI and PAD_XTALO
|
||||
*
|
||||
* @def INTERNAL_CLOCK
|
||||
* @brief 01/11: Reference clock from internal clock through
|
||||
* CP_PLL_REFCLK_P and CP_PLL_REFCLK_N via RDL
|
||||
*/
|
||||
#define EXTERNAL_CLOCK 0x00
|
||||
#define INTERNAL_CLOCK 0x01
|
||||
|
||||
#define SATA_CLOCK_SOURCE EXTERNAL_CLOCK
|
||||
|
||||
/**
|
||||
* @def SATA_PORT_MULT_CAP_RESERVED
|
||||
* @brief 1 ON, 0 0FF
|
||||
*/
|
||||
#define SATA_PORT_MULT_CAP_RESERVED 1
|
||||
|
||||
|
||||
/**
|
||||
* @def AZALIA_AUTO
|
||||
* @brief Detect Azalia controller automatically.
|
||||
*
|
||||
* @def AZALIA_DISABLE
|
||||
* @brief Disable Azalia controller.
|
||||
|
||||
* @def AZALIA_ENABLE
|
||||
* @brief Enable Azalia controller.
|
||||
*/
|
||||
#define AZALIA_AUTO 0
|
||||
#define AZALIA_DISABLE 1
|
||||
#define AZALIA_ENABLE 2
|
||||
|
||||
/**
|
||||
* @brief INCHIP HDA controller
|
||||
*/
|
||||
#ifndef AZALIA_CONTROLLER
|
||||
#define AZALIA_CONTROLLER AZALIA_AUTO
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_PIN_CONFIG
|
||||
* @brief
|
||||
* 0 - disable
|
||||
* 1 - enable
|
||||
*/
|
||||
#ifndef AZALIA_PIN_CONFIG
|
||||
#define AZALIA_PIN_CONFIG 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def AZALIA_SDIN_PIN
|
||||
* @brief
|
||||
* SDIN0 is define at BIT0 & BIT1
|
||||
* 00 - GPIO PIN
|
||||
* 01 - Reserved
|
||||
* 10 - As a Azalia SDIN pin
|
||||
* SDIN1 is define at BIT2 & BIT3
|
||||
* SDIN2 is define at BIT4 & BIT5
|
||||
* SDIN3 is define at BIT6 & BIT7
|
||||
*/
|
||||
#ifndef AZALIA_SDIN_PIN
|
||||
//#define AZALIA_SDIN_PIN 0xAA
|
||||
#define AZALIA_SDIN_PIN
|
||||
#define AZALIA_SDIN_PIN_0 0x2
|
||||
#define AZALIA_SDIN_PIN_1 0x2
|
||||
#define AZALIA_SDIN_PIN_2 0x2
|
||||
#define AZALIA_SDIN_PIN_3 0x0
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CONTROLLER
|
||||
*/
|
||||
#ifndef GPP_CONTROLLER
|
||||
#define GPP_CONTROLLER 1
|
||||
#endif
|
||||
|
||||
/**
|
||||
* @def GPP_CFGMODE
|
||||
* @brief GPP Link Configuration
|
||||
* four possible configuration:
|
||||
* GPP_CFGMODE_X4000
|
||||
* GPP_CFGMODE_X2200
|
||||
* GPP_CFGMODE_X2110
|
||||
* GPP_CFGMODE_X1111
|
||||
*/
|
||||
#ifndef GPP_CFGMODE
|
||||
#define GPP_CFGMODE GPP_CFGMODE_X1111
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
* @brief South Bridge CIMx configuration
|
||||
*
|
||||
*/
|
||||
void sb700_cimx_config(AMDSBCFG *sb_cfg);
|
||||
|
||||
/**
|
||||
* @brief Entry point of Southbridge CIMx callout
|
||||
*
|
||||
* prototype UINT32 (*SBCIM_HOOK_ENTRY)(UINT32 Param1, UINT32 Param2, void* pConfig)
|
||||
*
|
||||
* @param[in] func Southbridge CIMx Function ID.
|
||||
* @param[in] data Southbridge Input Data.
|
||||
* @param[in] config Southbridge configuration structure pointer.
|
||||
*
|
||||
*/
|
||||
u32 sb700_callout_entry(u32 func, u32 data, void* config);
|
||||
|
||||
#endif //_SB700_CFG_H_
|
@@ -1,109 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "AGESA.h"
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <northbridge/amd/agesa/BiosCallOuts.h>
|
||||
#include <arch/io.h>
|
||||
#include <stdlib.h>
|
||||
|
||||
#ifdef __PRE_RAM__
|
||||
/* These defines are used to select the appropriate socket for the SPD read
|
||||
* because this is a multi-socket design.
|
||||
*/
|
||||
#define PCI_REG_GPIO_48_47_46_37_CNTRL (0xA6)
|
||||
#define PCI_REG_GPIO_52_to_49_CNTRL (0x50)
|
||||
#define GPIO_OUT_BIT_GPIO48 (BIT3)
|
||||
#define GPIO_OUT_BIT_GPIO49 (BIT0)
|
||||
#define GPIO_OUT_ENABLE_BIT_GPIO48 (BIT7)
|
||||
#define GPIO_OUT_ENABLE_BIT_GPIO49 (BIT4)
|
||||
|
||||
static UINT8 select_socket(UINT8 socket_id)
|
||||
{
|
||||
pci_devfn_t sm_dev = PCI_DEV(0, 0x14, 0); //SMBUS
|
||||
UINT8 value = 0;
|
||||
UINT8 gpio52_to_49 = 0;
|
||||
|
||||
/* Configure GPIO49,48 to select the desired socket
|
||||
* GPIO49,48 control the IDTQS3253 S1,S0
|
||||
* S1 S0 true table
|
||||
* 0 0 channel 0
|
||||
* 0 1 channel 1
|
||||
* 1 0 channel 2 - Socket 0
|
||||
* 1 1 channel 3 - Socket 1
|
||||
* Note: Above is abstracted from Schematic. But actually it seems to be other way.
|
||||
* 1 0 channel 2 - Socket 1
|
||||
* 1 1 channel 3 - Socket 0
|
||||
* Note: The DIMMs need to be plugged in from the farthest slot for each channel.
|
||||
*/
|
||||
gpio52_to_49 = pci_read_config8(sm_dev, PCI_REG_GPIO_52_to_49_CNTRL);
|
||||
value = gpio52_to_49 | GPIO_OUT_BIT_GPIO49; // Output of GPIO49 is always forced to "1"
|
||||
value &= ~(GPIO_OUT_ENABLE_BIT_GPIO49); // 0=Output Enabled, 1=Tristate
|
||||
pci_write_config8(sm_dev, PCI_REG_GPIO_52_to_49_CNTRL, value);
|
||||
|
||||
value = pci_read_config8(sm_dev, PCI_REG_GPIO_48_47_46_37_CNTRL);
|
||||
value &= ~(GPIO_OUT_BIT_GPIO48);
|
||||
value |= (~(socket_id & 1)) << 3; // Output of GPIO48 is inverse of SocketId
|
||||
value &= ~(GPIO_OUT_ENABLE_BIT_GPIO48); // 0=Output Enabled, 1=Tristate
|
||||
pci_write_config8(sm_dev, PCI_REG_GPIO_48_47_46_37_CNTRL, value);
|
||||
|
||||
return gpio52_to_49;
|
||||
}
|
||||
|
||||
static void restore_socket(UINT8 original_value)
|
||||
{
|
||||
pci_devfn_t sm_dev = PCI_DEV(0, 0x14, 0); //SMBUS
|
||||
pci_write_config8(sm_dev, PCI_REG_GPIO_52_to_49_CNTRL, original_value);
|
||||
|
||||
// TODO: Restore previous GPIO48 configurations?
|
||||
//pci_write_config8(sm_dev, PCI_REG_GPIO_48_47_46_37_CNTRL, gpio48_47_46_37_save);
|
||||
}
|
||||
#endif
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr);
|
||||
|
||||
const BIOS_CALLOUT_STRUCT BiosCallouts[] =
|
||||
{
|
||||
{AGESA_DO_RESET, agesa_Reset },
|
||||
{AGESA_READ_SPD, board_ReadSpd },
|
||||
{AGESA_READ_SPD_RECOVERY, agesa_NoopUnsupported },
|
||||
{AGESA_RUNFUNC_ONAP, agesa_RunFuncOnAp },
|
||||
{AGESA_GET_IDS_INIT_DATA, agesa_EmptyIdsInitData },
|
||||
{AGESA_HOOKBEFORE_DQS_TRAINING, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_DRAM_INIT, agesa_NoopSuccess },
|
||||
{AGESA_HOOKBEFORE_EXIT_SELF_REF, agesa_NoopSuccess },
|
||||
};
|
||||
const int BiosCalloutsLen = ARRAY_SIZE(BiosCallouts);
|
||||
|
||||
static AGESA_STATUS board_ReadSpd (UINT32 Func, UINTN Data, VOID *ConfigPtr)
|
||||
{
|
||||
AGESA_STATUS Status;
|
||||
#ifdef __PRE_RAM__
|
||||
UINT8 original_value = 0;
|
||||
|
||||
if (ConfigPtr == NULL)
|
||||
return AGESA_ERROR;
|
||||
|
||||
original_value = select_socket(((AGESA_READ_SPD_PARAMS *)ConfigPtr)->SocketId);
|
||||
|
||||
Status = agesa_ReadSpd (Func, Data, ConfigPtr);
|
||||
|
||||
restore_socket(original_value);
|
||||
#else
|
||||
Status = AGESA_UNSUPPORTED;
|
||||
#endif
|
||||
|
||||
return Status;
|
||||
}
|
@@ -1,72 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
if BOARD_TYAN_S8226
|
||||
|
||||
config BOARD_SPECIFIC_OPTIONS
|
||||
def_bool y
|
||||
select AGESA_LEGACY
|
||||
select CPU_AMD_AGESA_FAMILY15
|
||||
select CPU_AMD_SOCKET_C32
|
||||
select NORTHBRIDGE_AMD_AGESA_FAMILY15
|
||||
select NORTHBRIDGE_AMD_CIMX_RD890
|
||||
select SOUTHBRIDGE_AMD_CIMX_SB700
|
||||
select SUPERIO_WINBOND_W83627DHG
|
||||
select SUPERIO_NUVOTON_WPCM450
|
||||
select DRIVERS_I2C_W83795
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_PIRQ_TABLE
|
||||
select HAVE_MP_TABLE
|
||||
select HAVE_ACPI_TABLES
|
||||
select BOARD_ROMSIZE_KB_4096
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
default tyan/s8226
|
||||
|
||||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "S8226"
|
||||
|
||||
config HW_MEM_HOLE_SIZEK
|
||||
hex
|
||||
default 0x200000
|
||||
|
||||
config MAX_CPUS
|
||||
int
|
||||
default 64
|
||||
|
||||
config HW_MEM_HOLE_SIZE_AUTO_INC
|
||||
bool
|
||||
default n
|
||||
|
||||
config IRQ_SLOT_COUNT
|
||||
int
|
||||
default 11
|
||||
|
||||
config ONBOARD_VGA_IS_PRIMARY
|
||||
bool
|
||||
default y
|
||||
|
||||
config VGA_BIOS
|
||||
bool
|
||||
default n
|
||||
|
||||
config VGA_BIOS_ID
|
||||
string
|
||||
depends on VGA_BIOS
|
||||
default "1a03,2000"
|
||||
|
||||
endif # BOARD_TYAN_S8226
|
@@ -1,2 +0,0 @@
|
||||
config BOARD_TYAN_S8226
|
||||
bool "S8226"
|
@@ -1,32 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
|
||||
romstage-y += rd890_cfg.c
|
||||
romstage-y += sb700_cfg.c
|
||||
romstage-y += buildOpts.c
|
||||
romstage-y += BiosCallOuts.c
|
||||
romstage-y += OemCustomize.c
|
||||
|
||||
ramstage-y += rd890_cfg.c
|
||||
ramstage-y += sb700_cfg.c
|
||||
ramstage-y += buildOpts.c
|
||||
ramstage-y += BiosCallOuts.c
|
||||
ramstage-y += OemCustomize.c
|
||||
|
||||
AGESA_PREFIX ?= $(src)/vendorcode/amd/agesa
|
||||
CIMX_PREFIX ?= $(src)/vendorcode/amd/cimx
|
||||
AGESA_ROOT ?= $(AGESA_PREFIX)/f15
|
||||
NB_CIMX_ROOT ?= $(CIMX_PREFIX)/rd890
|
||||
SB_CIMX_ROOT ?= $(CIMX_PREFIX)/sb700
|
@@ -1,70 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <northbridge/amd/agesa/agesawrapper.h>
|
||||
#include <PlatformMemoryConfiguration.h>
|
||||
|
||||
/*----------------------------------------------------------------------------------------
|
||||
* CUSTOMER OVERIDES MEMORY TABLE
|
||||
*----------------------------------------------------------------------------------------
|
||||
*/
|
||||
|
||||
//reference BKDG Table87: works
|
||||
#define F15_WL_SEED 0x3B //family15 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
#define SEED_A 0x54
|
||||
#define SEED_B 0x4D
|
||||
#define SEED_C 0x45
|
||||
#define SEED_D 0x40
|
||||
|
||||
#define F10_WL_SEED 0x3B //family10 BKDG recommand 3B RDIMM, 1A UDIMM.
|
||||
//4B 41 51
|
||||
|
||||
/*
|
||||
* Platform Specific Overriding Table allows IBV/OEM to pass in platform information to AGESA
|
||||
* (e.g. MemClk routing, the number of DIMM slots per channel,...). If PlatformSpecificTable
|
||||
* is populated, AGESA will base its settings on the data from the table. Otherwise, it will
|
||||
* use its default conservative settings.
|
||||
*/
|
||||
CONST PSO_ENTRY ROMDATA DefaultPlatformMemoryConfiguration[] = {
|
||||
|
||||
WRITE_LEVELING_SEED(
|
||||
ANY_SOCKET, ANY_CHANNEL, ALL_DIMMS,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED, F15_WL_SEED, F15_WL_SEED, F15_WL_SEED,
|
||||
F15_WL_SEED),
|
||||
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_A, ALL_DIMMS,
|
||||
SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A, SEED_A,
|
||||
SEED_A),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_B, ALL_DIMMS,
|
||||
SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B, SEED_B,
|
||||
SEED_B),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_C, ALL_DIMMS,
|
||||
SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C, SEED_C,
|
||||
SEED_C),
|
||||
HW_RXEN_SEED(
|
||||
ANY_SOCKET, CHANNEL_D, ALL_DIMMS,
|
||||
SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D, SEED_D,
|
||||
SEED_D),
|
||||
|
||||
NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 3), //max 3
|
||||
PSO_END
|
||||
};
|
||||
|
||||
const struct OEM_HOOK OemCustomize = {
|
||||
};
|
@@ -1,59 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* IDS Option File
|
||||
*
|
||||
* This file is used to switch on/off IDS features.
|
||||
*
|
||||
*/
|
||||
#ifndef _OPTION_IDS_H_
|
||||
#define _OPTION_IDS_H_
|
||||
|
||||
/**
|
||||
*
|
||||
* This file generates the defaults tables for the Integrated Debug Support
|
||||
* Module. The documented build options are imported from a user controlled
|
||||
* file for processing. The build options for the Integrated Debug Support
|
||||
* Module are listed below:
|
||||
*
|
||||
* IDSOPT_IDS_ENABLED
|
||||
* IDSOPT_ERROR_TRAP_ENABLED
|
||||
* IDSOPT_CONTROL_ENABLED
|
||||
* IDSOPT_TRACING_ENABLED
|
||||
* IDSOPT_PERF_ANALYSIS
|
||||
* IDSOPT_ASSERT_ENABLED
|
||||
* IDS_DEBUG_PORT
|
||||
* IDSOPT_CAR_CORRUPTION_CHECK_ENABLED
|
||||
*
|
||||
**/
|
||||
|
||||
#define IDSOPT_IDS_ENABLED TRUE
|
||||
//#define IDSOPT_CONTROL_ENABLED TRUE
|
||||
//#define IDSOPT_TRACING_ENABLED TRUE
|
||||
//#define IDSOPT_PERF_ANALYSIS TRUE
|
||||
#define IDSOPT_ASSERT_ENABLED TRUE
|
||||
//#define CONFIG_REDIRECT_IDS_HDT_CONSOLE_TO_SERIAL TRUE
|
||||
//#undef IDSOPT_DEBUG_ENABLED
|
||||
//#define IDSOPT_DEBUG_ENABLED FALSE
|
||||
//#undef IDSOPT_HOST_SIMNOW
|
||||
//#define IDSOPT_HOST_SIMNOW FALSE
|
||||
//#undef IDSOPT_HOST_HDT
|
||||
//#define IDSOPT_HOST_HDT FALSE
|
||||
//#define IDS_DEBUG_PORT 0x80
|
||||
|
||||
#endif
|
@@ -1,218 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "routing.asl"
|
||||
}
|
||||
*/
|
||||
|
||||
/* Routing is in System Bus scope */
|
||||
Scope(\_SB) {
|
||||
Name(PR0, Package(){
|
||||
/* NB devices */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, INTA, Zero },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot */
|
||||
Package() {0x0002FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, INTE, 0 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
|
||||
/* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev a - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev b - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev c - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev d - PCIe Bridge for Intel 82576 Giga NIC*/
|
||||
Package() {0x000DFFFF, 0, INTG, 0 },
|
||||
|
||||
/* SB devices */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, INTG, 0 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package() {0x0012FFFF, 0, INTA, 0 },
|
||||
Package() {0x0012FFFF, 1, INTB, 0 },
|
||||
Package() {0x0012FFFF, 2, INTC, 0 },
|
||||
Package() {0x0012FFFF, 3, INTD, 0 },
|
||||
|
||||
Package() {0x0013FFFF, 0, INTC, 0 },
|
||||
Package() {0x0013FFFF, 1, INTD, 0 },
|
||||
Package() {0x0013FFFF, 2, INTA, 0 },
|
||||
Package() {0x0013FFFF, 2, INTB, 0 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */
|
||||
Package(){0x0014FFFF, 0, INTA, 0 },
|
||||
Package(){0x0014FFFF, 1, INTB, 0 },
|
||||
Package(){0x0014FFFF, 2, INTC, 0 },
|
||||
Package(){0x0014FFFF, 3, INTD, 0 },
|
||||
})
|
||||
|
||||
Name(APR0, Package(){
|
||||
/* NB devices in APIC mode */
|
||||
/* Bus 0, Dev 0 - SR5650 HT */
|
||||
Package() { 0xFFFF, Zero, Zero, 16 },
|
||||
|
||||
/* Bus 0, Dev 1 - CLKCONFIG */
|
||||
|
||||
/* Bus 0, Dev 2 - PCIe Bridge for x16 PCIe Slot (GFX0) */
|
||||
Package() {0x0002FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 3 - PCIe graphics port 1 bridge */
|
||||
|
||||
/* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */
|
||||
Package() {0x0004FFFF, 0, 0, 0x34 },
|
||||
|
||||
/* Bus 0, Dev 5 - General purpose PCIe bridge 5 */
|
||||
|
||||
/* Bus 0, Dev 6 - General purpose PCIe bridge 6 */
|
||||
|
||||
/* Bus 0, Dev 7 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev 8 - Southbridge port (normally hidden) */
|
||||
|
||||
/* Bus 0, Dev 9 - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev A - PCIe Bridge */
|
||||
|
||||
/* Bus 0, Dev B - PCIe Bridge */
|
||||
Package() {0x000BFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev C - PCIe Bridge */
|
||||
Package() {0x000CFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* Bus 0, Dev D - PCIe Bridge For Intel 82576 Giga NIC*/
|
||||
Package() {0x000DFFFF, 0, 0, 0x36 },
|
||||
|
||||
/* SB devices in APIC mode */
|
||||
/* Bus 0, Dev 17 - SATA controller */
|
||||
Package() {0x0011FFFF, 0, 0, 0x16 },
|
||||
|
||||
/* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5;
|
||||
* EHCI, dev 18, 19 func 2 */
|
||||
Package( ){0x0012FFFF, 0, 0, 16 },
|
||||
Package() {0x0012FFFF, 1, 0, 17 },
|
||||
Package() {0x0012FFFF, 2, 0, 18 },
|
||||
Package() {0x0012FFFF, 3, 0, 19 },
|
||||
|
||||
Package() {0x0013FFFF, 0, 0, 18 },
|
||||
Package() {0x0013FFFF, 1, 0, 19 },
|
||||
Package() {0x0013FFFF, 2, 0, 16 },
|
||||
Package() {0x0013FFFF, 3, 0, 17 },
|
||||
|
||||
/* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */
|
||||
Package() {0x0014FFFF, 0, 0, 16 },
|
||||
Package() {0x0014FFFF, 1, 0, 17 },
|
||||
Package() {0x0014FFFF, 2, 0, 18 },
|
||||
Package() {0x0014FFFF, 3, 0, 19 },
|
||||
})
|
||||
|
||||
Name(PS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package() {0x0000FFFF, 0, INTC, 0 },
|
||||
Package() {0x0000FFFF, 1, INTD, 0 },
|
||||
Package() {0x0000FFFF, 2, INTA, 0 },
|
||||
Package() {0x0000FFFF, 3, INTB, 0 },
|
||||
})
|
||||
Name(APS2, Package(){
|
||||
/* The external GFX - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x18 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x19 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x1A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x1B },
|
||||
})
|
||||
|
||||
Name(PS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APS4, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 4 */
|
||||
Package(){0x0000FFFF, 0, 0, 0x2C },
|
||||
Package(){0x0000FFFF, 1, 0, 0x2D },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2E },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2F },
|
||||
})
|
||||
|
||||
Name(PSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 11 */
|
||||
Package(){0x0000FFFF, 0, INTD, 0 },
|
||||
Package(){0x0000FFFF, 1, INTA, 0 },
|
||||
Package(){0x0000FFFF, 2, INTB, 0 },
|
||||
Package(){0x0000FFFF, 3, INTC, 0 },
|
||||
})
|
||||
Name(APSb, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x20 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x21 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x22 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x23 },
|
||||
})
|
||||
|
||||
Name(PSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 12 */
|
||||
Package(){0x0000FFFF, 0, INTA, 0 },
|
||||
Package(){0x0000FFFF, 1, INTB, 0 },
|
||||
Package(){0x0000FFFF, 2, INTC, 0 },
|
||||
Package(){0x0000FFFF, 3, INTD, 0 },
|
||||
})
|
||||
Name(APSc, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x24 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x25 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x26 },
|
||||
Package(){0x0000FFFF, 3, 0, 0x27 },
|
||||
})
|
||||
|
||||
Name(PSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe slot 13 */
|
||||
Package(){0x0000FFFF, 0, INTB, 0 },
|
||||
Package(){0x0000FFFF, 1, INTC, 0 },
|
||||
Package(){0x0000FFFF, 2, INTD, 0 },
|
||||
Package(){0x0000FFFF, 3, INTA, 0 },
|
||||
})
|
||||
Name(APSd, Package(){
|
||||
/* PCIe slot - Hooked to PCIe */
|
||||
Package(){0x0000FFFF, 0, 0, 0x28 },
|
||||
Package(){0x0000FFFF, 1, 0, 0x29 },
|
||||
Package(){0x0000FFFF, 2, 0, 0x2A },
|
||||
Package(){0x0000FFFF, 3, 0, 0x2B },
|
||||
})
|
||||
}
|
@@ -1,145 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
|
||||
/*
|
||||
Scope (_SB) {
|
||||
Device(PCI0) {
|
||||
Device(SATA) {
|
||||
Name(_ADR, 0x00110000)
|
||||
#include "sata.asl"
|
||||
}
|
||||
}
|
||||
}
|
||||
*/
|
||||
|
||||
Name(STTM, Buffer(20) {
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00,
|
||||
0x1f, 0x00, 0x00, 0x00
|
||||
})
|
||||
|
||||
/* Start by clearing the PhyRdyChg bits */
|
||||
Method(_INI) {
|
||||
\_GPE._L1F()
|
||||
}
|
||||
|
||||
Device(PMRY)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(PMST) {
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P0IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
}/* end of PMST */
|
||||
|
||||
Device(PSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P1IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of PSLA */
|
||||
} /* end of PMRY */
|
||||
|
||||
|
||||
Device(SEDY)
|
||||
{
|
||||
Name(_ADR, 1) /* IDE Scondary Channel */
|
||||
Method(_GTM, 0x0, NotSerialized) {
|
||||
Return(STTM)
|
||||
}
|
||||
Method(_STM, 0x3, NotSerialized) {}
|
||||
|
||||
Device(SMST)
|
||||
{
|
||||
Name(_ADR, 0)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P2IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SMST */
|
||||
|
||||
Device(SSLA)
|
||||
{
|
||||
Name(_ADR, 1)
|
||||
Method(_STA,0) {
|
||||
if (LGreater(P3IS,0)) {
|
||||
return (0x0F) /* sata is visible */
|
||||
}
|
||||
else {
|
||||
return (0x00) /* sata is missing */
|
||||
}
|
||||
}
|
||||
} /* end of SSLA */
|
||||
} /* end of SEDY */
|
||||
|
||||
/* SATA Hot Plug Support */
|
||||
Scope(\_GPE) {
|
||||
Method(_L1F,0x0,NotSerialized) {
|
||||
if (\_SB.P0PR) {
|
||||
if (LGreater(\_SB.P0IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P0PR)
|
||||
}
|
||||
|
||||
if (\_SB.P1PR) {
|
||||
if (LGreater(\_SB.P1IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.PMRY.PSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P1PR)
|
||||
}
|
||||
|
||||
if (\_SB.P2PR) {
|
||||
if (LGreater(\_SB.P2IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SMST, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P2PR)
|
||||
}
|
||||
|
||||
if (\_SB.P3PR) {
|
||||
if (LGreater(\_SB.P3IS,0)) {
|
||||
sleep(32)
|
||||
}
|
||||
Notify(\_SB.PCI0.STCR.SEDY.SSLA, 0x01) /* NOTIFY_DEVICE_CHECK */
|
||||
store(one, \_SB.P3PR)
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,157 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* simple name description */
|
||||
/*
|
||||
DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001
|
||||
)
|
||||
{
|
||||
#include "usb.asl"
|
||||
}
|
||||
*/
|
||||
Method(UCOC, 0) {
|
||||
Sleep(20)
|
||||
Store(0x13,CMTI)
|
||||
Store(0,GPSL)
|
||||
}
|
||||
|
||||
/* USB Port 0 overcurrent uses Gpm 0 */
|
||||
If(LLessEqual(UOM0,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L13) {
|
||||
UCOC()
|
||||
if(LEqual(GPB0,PLC0)) {
|
||||
Not(PLC0,PLC0)
|
||||
Store(PLC0, \_SB.PT0D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 1 overcurrent uses Gpm 1 */
|
||||
If (LLessEqual(UOM1,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L14) {
|
||||
UCOC()
|
||||
if (LEqual(GPB1,PLC1)) {
|
||||
Not(PLC1,PLC1)
|
||||
Store(PLC1, \_SB.PT1D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 2 overcurrent uses Gpm 2 */
|
||||
If (LLessEqual(UOM2,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L15) {
|
||||
UCOC()
|
||||
if (LEqual(GPB2,PLC2)) {
|
||||
Not(PLC2,PLC2)
|
||||
Store(PLC2, \_SB.PT2D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 3 overcurrent uses Gpm 3 */
|
||||
If (LLessEqual(UOM3,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L16) {
|
||||
UCOC()
|
||||
if (LEqual(GPB3,PLC3)) {
|
||||
Not(PLC3,PLC3)
|
||||
Store(PLC3, \_SB.PT3D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 4 overcurrent uses Gpm 4 */
|
||||
If (LLessEqual(UOM4,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L19) {
|
||||
UCOC()
|
||||
if (LEqual(GPB4,PLC4)) {
|
||||
Not(PLC4,PLC4)
|
||||
Store(PLC4, \_SB.PT4D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 5 overcurrent uses Gpm 5 */
|
||||
If (LLessEqual(UOM5,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L1A) {
|
||||
UCOC()
|
||||
if (LEqual(GPB5,PLC5)) {
|
||||
Not(PLC5,PLC5)
|
||||
Store(PLC5, \_SB.PT5D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 6 overcurrent uses Gpm 6 */
|
||||
If (LLessEqual(UOM6,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1C) { */
|
||||
Method (_L06) {
|
||||
UCOC()
|
||||
if (LEqual(GPB6,PLC6)) {
|
||||
Not(PLC6,PLC6)
|
||||
Store(PLC6, \_SB.PT6D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 7 overcurrent uses Gpm 7 */
|
||||
If (LLessEqual(UOM7,9)) {
|
||||
Scope (\_GPE) {
|
||||
/* Method (_L1D) { */
|
||||
Method (_L07) {
|
||||
UCOC()
|
||||
if (LEqual(GPB7,PLC7)) {
|
||||
Not(PLC7,PLC7)
|
||||
Store(PLC7, \_SB.PT7D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 8 overcurrent uses Gpm 8 */
|
||||
If (LLessEqual(UOM8,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L17) {
|
||||
if (LEqual(G8IS,PLC8)) {
|
||||
Not(PLC8,PLC8)
|
||||
Store(PLC8, \_SB.PT8D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* USB Port 9 overcurrent uses Gpm 9 */
|
||||
If (LLessEqual(UOM9,9)) {
|
||||
Scope (\_GPE) {
|
||||
Method (_L0E) {
|
||||
if (LEqual(G9IS,0)) {
|
||||
Store(1,\_SB.PT9D)
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
@@ -1,87 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <string.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/acpigen.h>
|
||||
#include <arch/ioapic.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/pci.h>
|
||||
#include <device/pci_ids.h>
|
||||
|
||||
unsigned long acpi_fill_madt(unsigned long current)
|
||||
{
|
||||
device_t dev;
|
||||
u32 dword;
|
||||
u32 gsi_base = 0;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
/* create all subtables for processors */
|
||||
current = acpi_create_madt_lapics(current);
|
||||
|
||||
/* Write sp5100 IOAPIC, only one */
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sp5100,
|
||||
IO_APIC_ADDR,
|
||||
0
|
||||
);
|
||||
|
||||
/* IOAPIC on rs5690 */
|
||||
gsi_base += IO_APIC_INTERRUPTS; /* SP5100 has 24 IOAPIC entries. */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = pci_read_config32(dev, 0xFC) & 0xfffffff0;
|
||||
current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current,
|
||||
apicid_sr5650,
|
||||
dword,
|
||||
gsi_base
|
||||
);
|
||||
}
|
||||
|
||||
current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) current,
|
||||
0, //BUS
|
||||
0, //SOURCE
|
||||
2, //gsirq
|
||||
0 //flags
|
||||
);
|
||||
|
||||
/* 0: mean bus 0--->ISA */
|
||||
/* 0: PIC 0 */
|
||||
/* 2: APIC 2 */
|
||||
/* 5 mean: 0101 --> Edge-triggered, Active high */
|
||||
|
||||
/* create all subtables for processors */
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 0, 5, 1);
|
||||
current += acpi_create_madt_lapic_nmi((acpi_madt_lapic_nmi_t *)current, 1, 5, 1);
|
||||
/* 1: LINT1 connect to NMI */
|
||||
|
||||
return current;
|
||||
}
|
@@ -1,2 +0,0 @@
|
||||
Category: server
|
||||
Release year: 2010
|
@@ -1,426 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <stdlib.h>
|
||||
|
||||
#include "AGESA.h"
|
||||
#include "AdvancedApi.h"
|
||||
|
||||
/* AGESA will check the OEM configuration during preprocessing stage,
|
||||
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined
|
||||
*/
|
||||
/* MEMORY_BUS_SPEED */
|
||||
#define DDR400_FREQUENCY 200 ///< DDR 400
|
||||
#define DDR533_FREQUENCY 266 ///< DDR 533
|
||||
#define DDR667_FREQUENCY 333 ///< DDR 667
|
||||
#define DDR800_FREQUENCY 400 ///< DDR 800
|
||||
#define DDR1066_FREQUENCY 533 ///< DDR 1066
|
||||
#define DDR1333_FREQUENCY 667 ///< DDR 1333
|
||||
#define DDR1600_FREQUENCY 800 ///< DDR 1600
|
||||
#define DDR1866_FREQUENCY 933 ///< DDR 1866
|
||||
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
|
||||
|
||||
/* QUANDRANK_TYPE*/
|
||||
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM
|
||||
#define QUADRANK_UNBUFFERED 1 ///< Quadrank unbuffered DIMM
|
||||
|
||||
/* USER_MEMORY_TIMING_MODE */
|
||||
#define TIMING_MODE_AUTO 0 ///< Use best rate possible
|
||||
#define TIMING_MODE_LIMITED 1 ///< Set user top limit
|
||||
#define TIMING_MODE_SPECIFIC 2 ///< Set user specified speed
|
||||
|
||||
/* POWER_DOWN_MODE */
|
||||
#define POWER_DOWN_BY_CHANNEL 0 ///< Channel power down mode
|
||||
#define POWER_DOWN_BY_CHIP_SELECT 1 ///< Chip select power down mode
|
||||
|
||||
/* User makes option selections here
|
||||
* Comment out the items wanted to be included in the build.
|
||||
* Uncomment those items you with to REMOVE from the build.
|
||||
*/
|
||||
//#define BLDOPT_REMOVE_UDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_RDIMMS_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_ECC_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_BANK_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_DCT_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_NODE_INTERLEAVE TRUE
|
||||
//#define BLDOPT_REMOVE_PARALLEL_TRAINING TRUE
|
||||
//#define BLDOPT_REMOVE_ONLINE_SPARE_SUPPORT TRUE
|
||||
#define BLDOPT_REMOVE_MEM_RESTORE_SUPPORT TRUE
|
||||
//#define BLDOPT_REMOVE_MULTISOCKET_SUPPORT TRUE
|
||||
////#define BLDOPT_REMOVE_ACPI_PSTATES TRUE
|
||||
////#define BLDOPT_REMOVE_SRAT TRUE
|
||||
////#define BLDOPT_REMOVE_SLIT TRUE
|
||||
//#define BLDOPT_REMOVE_WHEA TRUE
|
||||
//#define BLDOPT_REMOVE_DMI TRUE
|
||||
|
||||
/*f15 Rev A1 ucode patch CpuF15OrMicrocodePatch0600011F */
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES FALSE
|
||||
|
||||
//#define BLDOPT_REMOVE_HT_ASSIST TRUE
|
||||
//#define BLDOPT_REMOVE_MSG_BASED_C1E TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PPC TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PCT TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSD TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_PSS TRUE
|
||||
//#define BLDCFG_REMOVE_ACPI_PSTATES_XPSS TRUE
|
||||
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 120000
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 0
|
||||
#define BLDCFG_VRM_INRUSH_CURRENT_LIMIT 0
|
||||
#define BLDCFG_PLAT_NUM_IO_APICS 3
|
||||
#define BLDCFG_CORE_LEVELING_MODE CORE_LEVEL_LOWEST
|
||||
#define BLDCFG_MEM_INIT_PSTATE 0
|
||||
#define BLDCFG_AMD_PSTATE_CAP_VALUE 0
|
||||
|
||||
#define BLDCFG_AMD_PLATFORM_TYPE AMD_PLATFORM_SERVER
|
||||
|
||||
#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT DDR1333_FREQUENCY//1600
|
||||
#define BLDCFG_MEMORY_MODE_UNGANGED TRUE
|
||||
#define BLDCFG_MEMORY_QUAD_RANK_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_QUADRANK_TYPE QUADRANK_REGISTERED
|
||||
#define BLDCFG_MEMORY_RDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_UDIMM_CAPABLE TRUE
|
||||
#define BLDCFG_MEMORY_SODIMM_CAPABLE FALSE
|
||||
#define BLDCFG_LIMIT_MEMORY_TO_BELOW_1TB TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING FALSE//TRUE
|
||||
#define BLDCFG_MEMORY_POWER_DOWN FALSE
|
||||
#define BLDCFG_POWER_DOWN_MODE POWER_DOWN_BY_CHANNEL
|
||||
#define BLDCFG_ONLINE_SPARE FALSE
|
||||
#define BLDCFG_BANK_SWIZZLE TRUE
|
||||
#define BLDCFG_TIMING_MODE_SELECT TIMING_MODE_AUTO
|
||||
#define BLDCFG_MEMORY_CLOCK_SELECT DDR1333_FREQUENCY //DDR800_FREQUENCY
|
||||
#define BLDCFG_DQS_TRAINING_CONTROL TRUE
|
||||
#define BLDCFG_IGNORE_SPD_CHECKSUM FALSE
|
||||
#define BLDCFG_USE_BURST_MODE FALSE
|
||||
#define BLDCFG_MEMORY_ALL_CLOCKS_ON FALSE
|
||||
#define BLDCFG_ENABLE_ECC_FEATURE TRUE
|
||||
#define BLDCFG_ECC_REDIRECTION FALSE
|
||||
#define BLDCFG_SCRUB_IC_RATE 0
|
||||
#define BLDCFG_ECC_SYNC_FLOOD TRUE
|
||||
#define BLDCFG_ECC_SYMBOL_SIZE 4
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
/**
|
||||
* Enable Message Based C1e CPU feature in multi-socket systems.
|
||||
* BLDCFG_PLATFORM_C1E_OPDATA element be defined with a valid IO port value,
|
||||
* else the feature cannot be enabled.
|
||||
*/
|
||||
#define BLDCFG_PLATFORM_C1E_MODE C1eModeMsgBased
|
||||
#define BLDCFG_PLATFORM_C1E_OPDATA 0x80//TODO
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA1 0
|
||||
//#define BLDCFG_PLATFORM_C1E_MODE_OPDATA2 0
|
||||
|
||||
#define BLDCFG_HEAP_DRAM_ADDRESS 0xB0000
|
||||
#define BLDCFG_CFG_TEMP_PCIE_MMIO_BASE_ADDRESS 0xD0000000
|
||||
#define BLDCFG_1GB_ALIGN FALSE
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME0 'C'
|
||||
//#define BLDCFG_PROCESSOR_SCOPE_NAME1 '0'
|
||||
//
|
||||
|
||||
// Select the platform control flow mode for performance tuning.
|
||||
#define BLDCFG_PLATFORM_CONTROL_FLOW_MODE Nfcm
|
||||
|
||||
/**
|
||||
* Enable the probe filtering performance tuning feature.
|
||||
* The probe filter provides filtering of broadcast probes to
|
||||
* improve link bandwidth and performance for multi- node systems.
|
||||
*
|
||||
* This feature may interact with other performance features.
|
||||
* TRUE -Enable the feature (default) if supported by all processors,
|
||||
* based on revision and presence of L3 cache.
|
||||
* The feature is not enabled if there are no coherent HT links.
|
||||
* FALSE -Do not enable the feature regardless of the configuration.
|
||||
*/
|
||||
//TODO enable it,
|
||||
//but AGESA set PFMode = 0; //PF Disable, HW never set PFInitDone
|
||||
//hang in F10HtAssistInit() do{...} while(PFInitDone != 1)
|
||||
#define BLDCFG_USE_HT_ASSIST FALSE
|
||||
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*/
|
||||
CONST MANUAL_BUID_SWAP_LIST ROMDATA s8226_manual_swaplist[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
{ //BUID Swap List
|
||||
{ //BUID Swaps
|
||||
/* Each Non-coherent chain may have a list of device swaps,
|
||||
* Each item specify a device will be swap from its current id to a new one
|
||||
*/
|
||||
/* FromID 0x00 is the chain with the southbridge */
|
||||
/* 'Move' device zero to device zero, All others are non applicable */
|
||||
{0x00, 0x00}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
{0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF}, {0xFF, 0xFF},
|
||||
},
|
||||
|
||||
{ //The ordered final BUIDs
|
||||
/* Specify the final BUID to be zero, All others are non applicable */
|
||||
0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
|
||||
}
|
||||
}
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
#define HYPERTRANSPORT_V31_SUPPORT 1
|
||||
|
||||
#if HYPERTRANSPORT_V31_SUPPORT
|
||||
/**
|
||||
* The socket and link match values are platform specific
|
||||
*
|
||||
*/
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA s8226_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 3.2GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA s8226_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set upstream and downstream links to 16 bit widths, and limit frequencies to 3.2GHz */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_3200M, //Actually IO hub only support 2600M MAX
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
#else /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
CONST CPU_TO_CPU_PCB_LIMITS ROMDATA s8226_cpu2cpu_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, these settings apply to all coherent links */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL,
|
||||
}
|
||||
};
|
||||
|
||||
CONST IO_PCB_LIMITS ROMDATA s8226_io_limit_list[2] =
|
||||
{
|
||||
{
|
||||
/* On the reference platform, there is only one nc chain, so socket & link are 'don't care' */
|
||||
HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY,
|
||||
|
||||
/* Set incoming and outgoing links to 16 bit widths, and 1GHz frequencies */
|
||||
HT_WIDTH_16_BITS, HT_WIDTH_16_BITS, HT_FREQUENCY_LIMIT_HT1_ONLY,
|
||||
},
|
||||
|
||||
/* The 2nd element in the array merely terminates the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
#endif /* HYPERTRANSPORT_V31_SUPPORT == 0 */
|
||||
|
||||
/**
|
||||
* HyperTransport links will typically require an equalization at high frequencies.
|
||||
* This is called deemphasis.
|
||||
*
|
||||
* Deemphasis is specified as levels, for example, -3 db.
|
||||
* There are two levels for each link, its receiver deemphasis level and its DCV level,
|
||||
* which is based on the far side transmitter's deemphasis.
|
||||
* For each link, different levels may be required at each link frequency.
|
||||
*
|
||||
* Coherent connections between processors should have an entry for the port on each processor.
|
||||
* There should be one entry for the host root port of each non-coherent chain.
|
||||
*
|
||||
* AGESA initialization code does not set deemphasis on IO Devices.
|
||||
* A default is provided for internal links of MCM processors, and
|
||||
* those links will generally not need deemphasis structures.
|
||||
*/
|
||||
CONST CPU_HT_DEEMPHASIS_LEVEL ROMDATA s8226_deemphasis_list[] =
|
||||
{
|
||||
/* Socket, Link, LowFreq, HighFreq, Receiver Deemphasis, Dcv Deemphasis */
|
||||
|
||||
/* Non-coherent link deemphasis. */
|
||||
{0, 2, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{0, 2, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{0, 2, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{0, 2, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{1, 2, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{1, 2, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{1, 2, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{1, 2, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{1, 2, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{1, 2, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{2, 0, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{2, 0, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{2, 0, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{2, 0, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{2, 0, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{2, 0, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
{3, 0, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{3, 0, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus5},
|
||||
{3, 0, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus5},
|
||||
{3, 0, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus7},
|
||||
{3, 0, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus7},
|
||||
{3, 0, HT_FREQUENCY_2600M, HT_FREQUENCY_2600M, DeemphasisLevelMinus11pre8, DcvLevelMinus9},
|
||||
|
||||
/* Coherent link deemphasis. */
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT3_FREQUENCY_MIN, HT_FREQUENCY_1600M, DeemphasisLevelNone, DcvLevelNone},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_1800M, HT_FREQUENCY_1800M, DeemphasisLevelMinus3, DcvLevelMinus3},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2000M, HT_FREQUENCY_2000M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2200M, HT_FREQUENCY_2200M, DeemphasisLevelMinus6, DcvLevelMinus6},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2400M, HT_FREQUENCY_2400M, DeemphasisLevelMinus8, DcvLevelMinus8},
|
||||
{HT_LIST_MATCH_ANY, HT_LIST_MATCH_ANY, HT_FREQUENCY_2600M, HT_FREQUENCY_MAX, DeemphasisLevelMinus11pre8, DcvLevelMinus11},
|
||||
|
||||
/* End of the list */
|
||||
{
|
||||
HT_LIST_TERMINAL
|
||||
}
|
||||
};
|
||||
|
||||
/**
|
||||
* For systems using socket infrastructure that permits strapping the SBI
|
||||
* address for each socket, this should be used to provide a socket ID value.
|
||||
* This is referred to as the hardware method for socket naming, and is the
|
||||
* preferred solution.
|
||||
*/
|
||||
/*
|
||||
* I do NOT know howto config socket id in simnow,
|
||||
* so use this software way to make HT works in simnow,
|
||||
* real hardware do not need this Socket Map.
|
||||
*
|
||||
* A physical socket map for a 4 G34 Sockets MCM processors topology,
|
||||
* reference the mainboard schemantic in detail.
|
||||
*
|
||||
*/
|
||||
CONST SYSTEM_PHYSICAL_SOCKET_MAP ROMDATA s8226_socket_map[] =
|
||||
{
|
||||
#define HT_SOCKET0 0
|
||||
#define HT_SOCKET1 1
|
||||
#define HT_SOCKET2 2
|
||||
#define HT_SOCKET3 3
|
||||
|
||||
/**
|
||||
* 0-3 are sublink 0, 4-7 are sublink 1
|
||||
*/
|
||||
#define HT_LINK0A 0
|
||||
#define HT_LINK1A 1
|
||||
#define HT_LINK2A 2
|
||||
#define HT_LINK3A 3
|
||||
#define HT_LINK0B 4
|
||||
#define HT_LINK1B 5
|
||||
#define HT_LINK2B 6
|
||||
#define HT_LINK3B 7
|
||||
|
||||
/* Source Socket, Link, Target Socket */
|
||||
/* {HT_SOCKET0, HT_LINK0A, HT_SOCKET1},
|
||||
{HT_SOCKET0, HT_LINK0B, HT_SOCKET3},
|
||||
{HT_SOCKET0, HT_LINK1A, HT_SOCKET1},
|
||||
{HT_SOCKET0, HT_LINK1B, HT_SOCKET3},
|
||||
{HT_SOCKET0, HT_LINK3A, HT_SOCKET2},
|
||||
{HT_SOCKET0, HT_LINK3B, HT_SOCKET2},
|
||||
|
||||
{HT_SOCKET1, HT_LINK0A, HT_SOCKET2},
|
||||
{HT_SOCKET1, HT_LINK0B, HT_SOCKET3},
|
||||
{HT_SOCKET1, HT_LINK1A, HT_SOCKET0},
|
||||
{HT_SOCKET1, HT_LINK1B, HT_SOCKET2},
|
||||
{HT_SOCKET1, HT_LINK3A, HT_SOCKET0},
|
||||
{HT_SOCKET1, HT_LINK3B, HT_SOCKET3},
|
||||
|
||||
{HT_SOCKET2, HT_LINK0A, HT_SOCKET3},
|
||||
{HT_SOCKET2, HT_LINK0B, HT_SOCKET0},
|
||||
{HT_SOCKET2, HT_LINK1A, HT_SOCKET3},
|
||||
{HT_SOCKET2, HT_LINK1B, HT_SOCKET1},
|
||||
{HT_SOCKET2, HT_LINK3A, HT_SOCKET1},
|
||||
{HT_SOCKET2, HT_LINK3B, HT_SOCKET0},
|
||||
|
||||
{HT_SOCKET3, HT_LINK0A, HT_SOCKET2},
|
||||
{HT_SOCKET3, HT_LINK0B, HT_SOCKET1},
|
||||
{HT_SOCKET3, HT_LINK1A, HT_SOCKET1},
|
||||
{HT_SOCKET3, HT_LINK1B, HT_SOCKET0},
|
||||
{HT_SOCKET3, HT_LINK3A, HT_SOCKET0},
|
||||
{HT_SOCKET3, HT_LINK3B, HT_SOCKET2}, */
|
||||
};
|
||||
|
||||
CONST AP_MTRR_SETTINGS ROMDATA s8226_ap_mtrr_list[] =
|
||||
{
|
||||
{AMD_AP_MTRR_FIX64k_00000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_80000, 0x1E1E1E1E1E1E1E1E},
|
||||
{AMD_AP_MTRR_FIX16k_A0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_C8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D0000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_D8000, 0x0000000000000000},
|
||||
{AMD_AP_MTRR_FIX4k_E0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_E8000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F0000, 0x1818181818181818},
|
||||
{AMD_AP_MTRR_FIX4k_F8000, 0x1818181818181818},
|
||||
{CPU_LIST_TERMINAL}
|
||||
};
|
||||
|
||||
#define BLDCFG_BUID_SWAP_LIST &s8226_manual_swaplist
|
||||
#define BLDCFG_HTFABRIC_LIMITS_LIST &s8226_cpu2cpu_limit_list
|
||||
#define BLDCFG_HTCHAIN_LIMITS_LIST &s8226_io_limit_list
|
||||
#define BLDCFG_PLATFORM_DEEMPHASIS_LIST &s8226_deemphasis_list
|
||||
#define BLDCFG_AP_MTRR_SETTINGS_LIST &s8226_ap_mtrr_list
|
||||
//#define BLDCFG_SYSTEM_PHYSICAL_SOCKET_MAP &s8226_socket_map
|
||||
|
||||
|
||||
/* Process the options...
|
||||
* This file include MUST occur AFTER the user option selection settings
|
||||
*/
|
||||
|
||||
#include "SanMarinoInstall.h"
|
@@ -1,68 +0,0 @@
|
||||
#*****************************************************************************
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#*****************************************************************************
|
||||
|
||||
entries
|
||||
|
||||
0 384 r 0 reserved_memory
|
||||
384 1 e 4 boot_option
|
||||
388 4 h 0 reboot_counter
|
||||
#392 3 r 0 unused
|
||||
395 1 e 1 hw_scrubber
|
||||
396 1 e 1 interleave_chip_selects
|
||||
397 2 e 8 max_mem_clock
|
||||
399 1 e 2 multi_core
|
||||
400 1 e 1 power_on_after_fail
|
||||
412 4 e 6 debug_level
|
||||
440 4 e 9 slow_cpu
|
||||
444 1 e 1 nmi
|
||||
445 1 e 1 iommu
|
||||
456 1 e 1 ECC_memory
|
||||
728 256 h 0 user_data
|
||||
984 16 h 0 check_sum
|
||||
# Reserve the extended AMD configuration registers
|
||||
1000 24 r 0 amd_reserved
|
||||
|
||||
|
||||
|
||||
enumerations
|
||||
|
||||
#ID value text
|
||||
1 0 Disable
|
||||
1 1 Enable
|
||||
2 0 Enable
|
||||
2 1 Disable
|
||||
4 0 Fallback
|
||||
4 1 Normal
|
||||
6 6 Notice
|
||||
6 7 Info
|
||||
6 8 Debug
|
||||
6 9 Spew
|
||||
8 0 400Mhz
|
||||
8 1 333Mhz
|
||||
8 2 266Mhz
|
||||
8 3 200Mhz
|
||||
9 0 off
|
||||
9 1 87.5%
|
||||
9 2 75.0%
|
||||
9 3 62.5%
|
||||
9 4 50.0%
|
||||
9 5 37.5%
|
||||
9 6 25.0%
|
||||
9 7 12.5%
|
||||
|
||||
checksums
|
||||
|
||||
checksum 392 983 984
|
@@ -1,217 +0,0 @@
|
||||
#
|
||||
# This file is part of the coreboot project.
|
||||
#
|
||||
# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify
|
||||
# it under the terms of the GNU General Public License as published by
|
||||
# the Free Software Foundation; version 2 of the License.
|
||||
#
|
||||
# This program is distributed in the hope that it will be useful,
|
||||
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
# GNU General Public License for more details.
|
||||
#
|
||||
chip northbridge/amd/agesa/family15/root_complex
|
||||
device cpu_cluster 0 on
|
||||
chip cpu/amd/agesa/family15
|
||||
device lapic 0x10 on end
|
||||
end
|
||||
end
|
||||
device domain 0 on
|
||||
subsystemid 0x15d9 0xab11 inherit #Tyan
|
||||
chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
device pci 18.0 on # Put IO-HUB at link_num 0, Instead of HT Link topology
|
||||
chip northbridge/amd/cimx/rd890 # Southbridge PCI side of HT Root complex
|
||||
device pci 0.0 on end # HT Root Complex 0x9600
|
||||
device pci 0.1 off end # CLKCONFIG
|
||||
device pci 2.0 on end # GPP1 Port0 x16 SLOT4, 0x5A16
|
||||
device pci 3.0 off end # GPP1 Port1
|
||||
device pci 4.0 on end # GPP3a Port0 x4 SAS
|
||||
device pci 5.0 on end # GPP3a Port1
|
||||
device pci 6.0 on end # GPP3a Port2
|
||||
device pci 7.0 on end # GPP3a Port3
|
||||
device pci 8.0 off end # NB/SB Link P2P bridge, should be hidden at boot time
|
||||
device pci 9.0 on end # GPP3a Port4 x1 NC
|
||||
device pci a.0 on end # GPP3a Port5 x1 NC
|
||||
device pci b.0 on end # GPP2 Port0 (Not for sr5650)
|
||||
device pci c.0 off end # GPP2 Port1 (Not for sr5650/sr5670)
|
||||
device pci d.0 on end # GPP3b Port0 (Not for sr5650/sr5670) 0x5A1E, Intel 82576
|
||||
register "gpp1_configuration" = "0" # Configuration 16:0 default
|
||||
register "gpp2_configuration" = "0" # Configuration 8:8
|
||||
register "gpp3a_configuration" = "2" # 2 Configuration 4:1:1:0:0:0, 11 Configuration 1:1:1:1:1:1
|
||||
register "port_enable" = "0x3ef6"
|
||||
end #northbridge/amd/cimx/rd890
|
||||
chip southbridge/amd/cimx/sb700 # it is under NB/SB Link, but on the same pci bus
|
||||
device pci 11.0 on end # SATA
|
||||
device pci 12.0 on end # USB1
|
||||
device pci 12.1 on end # USB1
|
||||
device pci 12.2 on end # USB1
|
||||
device pci 13.0 on end # USB2
|
||||
device pci 13.1 on end # USB2
|
||||
device pci 13.2 on end # USB2
|
||||
device pci 14.0 on end # SM
|
||||
device pci 14.1 off end # IDE 0x439c
|
||||
device pci 14.2 off end # HDA 0x4383, s8226 not have codec.
|
||||
device pci 14.3 on # LPC 0x439d
|
||||
chip superio/winbond/w83627dhg
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
device pnp 2e.2 on # Com1
|
||||
io 0x60 = 0x3f8
|
||||
irq 0x70 = 4
|
||||
end
|
||||
device pnp 2e.3 on # Com2
|
||||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
## though UARTs are on the NUVOTON BMC, superio only used to support PS2 KB/MS##
|
||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 0x01 #keyboard
|
||||
irq 0x72 = 0x0C #mouse
|
||||
end
|
||||
device pnp 2e.6 off # SPI
|
||||
end
|
||||
device pnp 2e.307 off # GPIO6
|
||||
end
|
||||
device pnp 2e.8 off # WDTO#, PLED
|
||||
end
|
||||
device pnp 2e.009 off # GPIO2
|
||||
end
|
||||
device pnp 2e.109 off # GPIO3
|
||||
end
|
||||
device pnp 2e.209 off # GPIO4
|
||||
end
|
||||
device pnp 2e.309 off # GPIO5
|
||||
end
|
||||
device pnp 2e.a off # ACPI
|
||||
end
|
||||
device pnp 2e.b off # HWM
|
||||
io 0x60 = 0x290
|
||||
end
|
||||
device pnp 2e.c off # PECI, SST
|
||||
end
|
||||
end #superio/winbond/w83627dhg
|
||||
chip drivers/i2c/w83795
|
||||
register "fanin_ctl1" = "0xff" # Enable monitoring of FANIN1 - FANIN8
|
||||
register "fanin_ctl2" = "0x00" # Connect FANIN11 - FANIN14 to alternate functions
|
||||
register "temp_ctl1" = "0x2a" # Enable monitoring of DTS, VSEN12, and VSEN13
|
||||
register "temp_ctl2" = "0x01" # Enable monitoring of TD1/TR1
|
||||
register "temp_dtse" = "0x03" # Enable DTS1 and DTS2
|
||||
register "volt_ctl1" = "0xff" # Enable monitoring of VSEN1 - VSEN8
|
||||
register "volt_ctl2" = "0xf7" # Enable monitoring of VSEN9 - VSEN11, 3VDD, 3VSB, and VBAT
|
||||
register "temp1_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp1)
|
||||
register "temp2_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp2)
|
||||
register "temp3_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp3)
|
||||
register "temp4_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp4)
|
||||
register "temp5_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp5)
|
||||
register "temp6_fan_select" = "0x00" # All fans to manual mode (no dependence on Temp6)
|
||||
register "temp1_source_select" = "0x00" # Use TD1/TR1 as data source for Temp1
|
||||
register "temp2_source_select" = "0x00" # Use TD2/TR2 as data source for Temp2
|
||||
register "temp3_source_select" = "0x00" # Use TD3/TR3 as data source for Temp3
|
||||
register "temp4_source_select" = "0x00" # Use TD4/TR4 as data source for Temp4
|
||||
register "temp5_source_select" = "0x00" # Use TR5 as data source for Temp5
|
||||
register "temp6_source_select" = "0x00" # Use TR6 as data source for Temp6
|
||||
register "tr1_critical_temperature" = "85" # Set TD1/TR1 critical temperature to 85°C
|
||||
register "tr1_critical_hysteresis" = "80" # Set TD1/TR1 critical hysteresis temperature to 80°C
|
||||
register "tr1_warning_temperature" = "70" # Set TD1/TR1 warning temperature to 70°C
|
||||
register "tr1_warning_hysteresis" = "65" # Set TD1/TR1 warning hysteresis temperature to 65°C
|
||||
register "dts_critical_temperature" = "85" # Set DTS (CPU) critical temperature to 85°C
|
||||
register "dts_critical_hysteresis" = "80" # Set DTS (CPU) critical hysteresis temperature to 80°C
|
||||
register "dts_warning_temperature" = "70" # Set DTS (CPU) warning temperature to 70°C
|
||||
register "dts_warning_hysteresis" = "65" # Set DTS (CPU) warning hysteresis temperature to 65°C
|
||||
register "temp1_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp2_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp3_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp4_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp5_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp6_critical_temperature" = "80" # Set Temp1 critical temperature to 80°C
|
||||
register "temp1_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp2_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp3_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp4_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp5_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "temp6_target_temperature" = "80" # Set Temp1 target temperature to 80°C
|
||||
register "fan1_nonstop" = "7" # Set Fan 1 minimum speed
|
||||
register "fan2_nonstop" = "7" # Set Fan 2 minimum speed
|
||||
register "fan3_nonstop" = "7" # Set Fan 3 minimum speed
|
||||
register "fan4_nonstop" = "7" # Set Fan 4 minimum speed
|
||||
register "fan5_nonstop" = "7" # Set Fan 5 minimum speed
|
||||
register "fan6_nonstop" = "7" # Set Fan 6 minimum speed
|
||||
register "fan7_nonstop" = "7" # Set Fan 7 minimum speed
|
||||
register "fan8_nonstop" = "7" # Set Fan 8 minimum speed
|
||||
register "default_speed" = "100" # All fans to full speed on power up
|
||||
register "fan1_duty" = "100" # Fan 1 to full speed
|
||||
register "fan2_duty" = "100" # Fan 2 to full speed
|
||||
register "fan3_duty" = "100" # Fan 3 to full speed
|
||||
register "fan4_duty" = "100" # Fan 4 to full speed
|
||||
register "fan5_duty" = "100" # Fan 5 to full speed
|
||||
register "fan6_duty" = "100" # Fan 6 to full speed
|
||||
register "fan7_duty" = "100" # Fan 7 to full speed
|
||||
register "fan8_duty" = "100" # Fan 8 to full speed
|
||||
register "vcore1_high_limit_mv" = "1500" # VCORE1 (Node 0) high limit to 1.5V
|
||||
register "vcore1_low_limit_mv" = "900" # VCORE1 (Node 0) low limit to 0.9V
|
||||
register "vcore2_high_limit_mv" = "1500" # VCORE2 (Node 1) high limit to 1.5V
|
||||
register "vcore2_low_limit_mv" = "900" # VCORE2 (Node 1) low limit to 0.9V
|
||||
register "vsen3_high_limit_mv" = "1600" # VSEN1 (Node 0 RAM voltage) high limit to 1.6V
|
||||
register "vsen3_low_limit_mv" = "1100" # VSEN1 (Node 0 RAM voltage) low limit to 1.1V
|
||||
register "vsen4_high_limit_mv" = "1600" # VSEN2 (Node 1 RAM voltage) high limit to 1.6V
|
||||
register "vsen4_low_limit_mv" = "1100" # VSEN2 (Node 1 RAM voltage) low limit to 1.1V
|
||||
register "vsen5_high_limit_mv" = "1250" # VSEN5 (Node 0 HT link voltage) high limit to 1.25V
|
||||
register "vsen5_low_limit_mv" = "1150" # VSEN5 (Node 0 HT link voltage) low limit to 1.15V
|
||||
register "vsen6_high_limit_mv" = "1250" # VSEN6 (Node 1 HT link voltage) high limit to 1.25V
|
||||
register "vsen6_low_limit_mv" = "1150" # VSEN6 (Node 1 HT link voltage) low limit to 1.15V
|
||||
register "vsen7_high_limit_mv" = "1150" # VSEN7 (Northbridge core voltage) high limit to 1.15V
|
||||
register "vsen7_low_limit_mv" = "1050" # VSEN7 (Northbridge core voltage) low limit to 1.05V
|
||||
register "vsen8_high_limit_mv" = "1900" # VSEN8 (+1.8V) high limit to 1.9V
|
||||
register "vsen8_low_limit_mv" = "1700" # VSEN8 (+1.8V) low limit to 1.7V
|
||||
register "vsen9_high_limit_mv" = "1250" # VSEN9 (+1.2V) high limit to 1.25V
|
||||
register "vsen9_low_limit_mv" = "1150" # VSEN9 (+1.2V) low limit to 1.15V
|
||||
register "vsen10_high_limit_mv" = "1150" # VSEN10 (+1.1V) high limit to 1.15V
|
||||
register "vsen10_low_limit_mv" = "1050" # VSEN10 (+1.1V) low limit to 1.05V
|
||||
register "vsen11_high_limit_mv" = "1625" # VSEN11 (5VSB, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen11_low_limit_mv" = "1500" # VSEN11 (5VSB, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vsen12_high_limit_mv" = "1083" # VSEN12 (+12V, scaling factor ~12) high limit to 13V
|
||||
register "vsen12_low_limit_mv" = "917" # VSEN12 (+12V, scaling factor ~12) low limit to 11V
|
||||
register "vsen13_high_limit_mv" = "1625" # VSEN13 (+5V, scaling factor ~3.2) high limit to 5.2V
|
||||
register "vsen13_low_limit_mv" = "1500" # VSEN13 (+5V, scaling factor ~3.2) low limit to 4.8V
|
||||
register "vdd_high_limit_mv" = "3500" # 3VDD high limit to 3.5V
|
||||
register "vdd_low_limit_mv" = "3100" # 3VDD low limit to 3.1V
|
||||
register "vsb_high_limit_mv" = "3500" # 3VSB high limit to 3.5V
|
||||
register "vsb_low_limit_mv" = "3100" # 3VSB low limit to 3.1V
|
||||
register "vbat_high_limit_mv" = "3500" # VBAT (+3V) high limit to 3.5V
|
||||
register "vbat_low_limit_mv" = "2500" # VBAT (+3V) low limit to 2.5V
|
||||
register "smbus_aux" = "0" # Device located on primary SMBUS
|
||||
device pnp 5e on #hwm
|
||||
end
|
||||
end #drivers/i2c/w83795
|
||||
end # LPC
|
||||
device pci 14.4 on end # PCI 0x4384
|
||||
device pci 14.5 on end # USB 3
|
||||
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
|
||||
end # southbridge/amd/cimx/sb700
|
||||
end # device pci 18.0
|
||||
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
device pci 18.5 on end #f15
|
||||
|
||||
register "spdAddrLookup" = "
|
||||
{
|
||||
{ {0xA0, 0xA4, 0xA8}, {0xA2, 0xA6, 0xAA}, }, // socket 0
|
||||
{ {0xA0, 0xA4, 0xA8}, {0xA2, 0xA6, 0xAA}, }, // socket 1
|
||||
}"
|
||||
end #chip northbridge/amd/agesa/family15 # CPU side of HT root complex
|
||||
end #domain
|
||||
end #northbridge/amd/agesa/family15/root_complex
|
File diff suppressed because it is too large
Load Diff
@@ -1,177 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
/*
|
||||
* ACPI - create the Fixed ACPI Description Tables (FADT)
|
||||
*/
|
||||
|
||||
|
||||
#include <string.h>
|
||||
#include <console/console.h>
|
||||
#include <arch/acpi.h>
|
||||
#include <arch/io.h>
|
||||
#include <device/device.h>
|
||||
#include "Platform.h" /*sb700 platform header*/
|
||||
|
||||
#ifndef ACPI_BLK_BASE
|
||||
#define ACPI_BLK_BASE PM1_EVT_BLK_ADDRESS
|
||||
#endif
|
||||
|
||||
void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
|
||||
{
|
||||
acpi_header_t *header = &(fadt->header);
|
||||
|
||||
printk(BIOS_DEBUG, "ACPI_BLK_BASE: 0x%04x\n", ACPI_BLK_BASE);
|
||||
/* Prepare the header */
|
||||
memset((void *)fadt, 0, sizeof(acpi_fadt_t));
|
||||
memcpy(header->signature, "FACP", 4);
|
||||
header->length = 244;
|
||||
header->revision = 3;
|
||||
memcpy(header->oem_id, OEM_ID, 6);
|
||||
memcpy(header->oem_table_id, "AMD ", 8);
|
||||
memcpy(header->asl_compiler_id, ASLC, 4);
|
||||
header->asl_compiler_revision = 0;
|
||||
|
||||
if ((uintptr_t)facs > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: FACS lives above 4G\n");
|
||||
else
|
||||
fadt->firmware_ctrl = (uintptr_t)facs;
|
||||
|
||||
if ((uintptr_t)dsdt > 0xffffffff)
|
||||
printk(BIOS_DEBUG, "ACPI: DSDT lives above 4G\n");
|
||||
else
|
||||
fadt->dsdt = (uintptr_t)dsdt;
|
||||
|
||||
/* 3 = Workstation, 4 = Enterprise Server, 7 = Performance Server */
|
||||
fadt->preferred_pm_profile = 0x03;
|
||||
fadt->sci_int = 9;
|
||||
/* disable system management mode by setting to 0: */
|
||||
fadt->smi_cmd = 0;
|
||||
fadt->acpi_enable = 0xf0;
|
||||
fadt->acpi_disable = 0xf1;
|
||||
fadt->s4bios_req = 0x0;
|
||||
fadt->pstate_cnt = 0xe2;
|
||||
|
||||
/* RTC_En_En, TMR_En_En, GBL_EN_EN */
|
||||
outl(0x1, PM1_CNT_BLK_ADDRESS); /* set SCI_EN */
|
||||
fadt->pm1a_evt_blk = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->pm1b_evt_blk = 0x0000;
|
||||
fadt->pm1a_cnt_blk = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->pm1b_cnt_blk = 0x0000;
|
||||
fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->pm_tmr_blk = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->gpe0_blk = GPE0_BLK_ADDRESS;
|
||||
fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */
|
||||
|
||||
fadt->pm1_evt_len = 4;
|
||||
fadt->pm1_cnt_len = 2;
|
||||
fadt->pm2_cnt_len = 1;
|
||||
fadt->pm_tmr_len = 4;
|
||||
fadt->gpe0_blk_len = 8;
|
||||
fadt->gpe1_blk_len = 0;
|
||||
fadt->gpe1_base = 0;
|
||||
|
||||
fadt->cst_cnt = 0xe3;
|
||||
fadt->p_lvl2_lat = 101;
|
||||
fadt->p_lvl3_lat = 1001;
|
||||
fadt->flush_size = 0;
|
||||
fadt->flush_stride = 0;
|
||||
fadt->duty_offset = 1;
|
||||
fadt->duty_width = 3;
|
||||
fadt->day_alrm = 0; /* 0x7d these have to be */
|
||||
fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */
|
||||
fadt->century = 0; /* 0x7f to make rtc alrm work */
|
||||
fadt->iapc_boot_arch = 0x3; /* See table 5-11 */
|
||||
fadt->flags = 0x0001c1a5;/* 0x25; */
|
||||
|
||||
fadt->res2 = 0;
|
||||
|
||||
fadt->reset_reg.space_id = 1;
|
||||
fadt->reset_reg.bit_width = 8;
|
||||
fadt->reset_reg.bit_offset = 0;
|
||||
fadt->reset_reg.resv = 0;
|
||||
fadt->reset_reg.addrl = 0xcf9;
|
||||
fadt->reset_reg.addrh = 0x0;
|
||||
|
||||
fadt->reset_value = 6;
|
||||
fadt->x_firmware_ctl_l = ((uintptr_t)facs) & 0xffffffff;
|
||||
fadt->x_firmware_ctl_h = ((uint64_t)(uintptr_t)facs) >> 32;
|
||||
fadt->x_dsdt_l = ((uintptr_t)dsdt) & 0xffffffff;
|
||||
fadt->x_dsdt_h = ((uint64_t)(uintptr_t)dsdt) >> 32;
|
||||
|
||||
fadt->x_pm1a_evt_blk.space_id = 1;
|
||||
fadt->x_pm1a_evt_blk.bit_width = 32;
|
||||
fadt->x_pm1a_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_evt_blk.resv = 0;
|
||||
fadt->x_pm1a_evt_blk.addrl = PM1_EVT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_evt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_evt_blk.space_id = 1;
|
||||
fadt->x_pm1b_evt_blk.bit_width = 4;
|
||||
fadt->x_pm1b_evt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_evt_blk.resv = 0;
|
||||
fadt->x_pm1b_evt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_evt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm1a_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1a_cnt_blk.bit_width = 16;
|
||||
fadt->x_pm1a_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1a_cnt_blk.resv = 0;
|
||||
fadt->x_pm1a_cnt_blk.addrl = PM1_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm1a_cnt_blk.addrh = 0x0;
|
||||
|
||||
fadt->x_pm1b_cnt_blk.space_id = 1;
|
||||
fadt->x_pm1b_cnt_blk.bit_width = 2;
|
||||
fadt->x_pm1b_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm1b_cnt_blk.resv = 0;
|
||||
fadt->x_pm1b_cnt_blk.addrl = 0x0;
|
||||
fadt->x_pm1b_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm2_cnt_blk.space_id = 1;
|
||||
fadt->x_pm2_cnt_blk.bit_width = 0;
|
||||
fadt->x_pm2_cnt_blk.bit_offset = 0;
|
||||
fadt->x_pm2_cnt_blk.resv = 0;
|
||||
fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK_ADDRESS;
|
||||
fadt->x_pm2_cnt_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_pm_tmr_blk.space_id = 1;
|
||||
fadt->x_pm_tmr_blk.bit_width = 32;
|
||||
fadt->x_pm_tmr_blk.bit_offset = 0;
|
||||
fadt->x_pm_tmr_blk.resv = 0;
|
||||
fadt->x_pm_tmr_blk.addrl = PM1_TMR_BLK_ADDRESS;
|
||||
fadt->x_pm_tmr_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe0_blk.space_id = 1;
|
||||
fadt->x_gpe0_blk.bit_width = 32;
|
||||
fadt->x_gpe0_blk.bit_offset = 0;
|
||||
fadt->x_gpe0_blk.resv = 0;
|
||||
fadt->x_gpe0_blk.addrl = GPE0_BLK_ADDRESS;
|
||||
fadt->x_gpe0_blk.addrh = 0x0;
|
||||
|
||||
|
||||
fadt->x_gpe1_blk.space_id = 1;
|
||||
fadt->x_gpe1_blk.bit_width = 0;
|
||||
fadt->x_gpe1_blk.bit_offset = 0;
|
||||
fadt->x_gpe1_blk.resv = 0;
|
||||
fadt->x_gpe1_blk.addrl = 0;
|
||||
fadt->x_gpe1_blk.addrh = 0x0;
|
||||
|
||||
header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t));
|
||||
}
|
@@ -1,103 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/pci.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/pirq_routing.h>
|
||||
|
||||
static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn,
|
||||
u8 link0, u16 bitmap0, u8 link1, u16 bitmap1,
|
||||
u8 link2, u16 bitmap2, u8 link3, u16 bitmap3,
|
||||
u8 slot, u8 rfu)
|
||||
{
|
||||
pirq_info->bus = bus;
|
||||
pirq_info->devfn = devfn;
|
||||
pirq_info->irq[0].link = link0;
|
||||
pirq_info->irq[0].bitmap = bitmap0;
|
||||
pirq_info->irq[1].link = link1;
|
||||
pirq_info->irq[1].bitmap = bitmap1;
|
||||
pirq_info->irq[2].link = link2;
|
||||
pirq_info->irq[2].bitmap = bitmap2;
|
||||
pirq_info->irq[3].link = link3;
|
||||
pirq_info->irq[3].bitmap = bitmap3;
|
||||
pirq_info->slot = slot;
|
||||
pirq_info->rfu = rfu;
|
||||
}
|
||||
|
||||
unsigned long write_pirq_routing_table(unsigned long addr)
|
||||
{
|
||||
|
||||
struct irq_routing_table *pirq;
|
||||
struct irq_info *pirq_info;
|
||||
u32 slot_num;
|
||||
u8 *v;
|
||||
|
||||
u8 sum = 0;
|
||||
int i;
|
||||
|
||||
/* Align the table to be 16 byte aligned. */
|
||||
addr += 15;
|
||||
addr &= ~15;
|
||||
|
||||
/* This table must be between 0xf0000 & 0x100000 */
|
||||
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
||||
|
||||
pirq = (void *)(addr);
|
||||
v = (u8 *) (addr);
|
||||
|
||||
pirq->signature = PIRQ_SIGNATURE;
|
||||
pirq->version = PIRQ_VERSION;
|
||||
|
||||
pirq->rtr_bus = 0;
|
||||
pirq->rtr_devfn = PCI_DEVFN(0x14, 4);
|
||||
|
||||
pirq->exclusive_irqs = 0;
|
||||
|
||||
pirq->rtr_vendor = 0x1002;
|
||||
pirq->rtr_device = 0x4384;
|
||||
|
||||
pirq->miniport_data = 0;
|
||||
|
||||
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
||||
|
||||
pirq_info = (void *)(&pirq->checksum + 1);
|
||||
slot_num = 0;
|
||||
|
||||
/* pci bridge */
|
||||
write_pirq_info(pirq_info, 0, PCI_DEVFN(0x14, 4),
|
||||
0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0,
|
||||
0);
|
||||
pirq_info++;
|
||||
|
||||
slot_num++;
|
||||
|
||||
pirq->size = 32 + 16 * slot_num;
|
||||
|
||||
for (i = 0; i < pirq->size; i++)
|
||||
sum += v[i];
|
||||
|
||||
sum = pirq->checksum - sum;
|
||||
|
||||
if (sum != pirq->checksum) {
|
||||
pirq->checksum = sum;
|
||||
}
|
||||
|
||||
printk(BIOS_INFO, "write_pirq_routing_table done.\n");
|
||||
|
||||
return (unsigned long)pirq_info;
|
||||
|
||||
}
|
@@ -1,71 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <console/console.h>
|
||||
#include <device/device.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <boot/tables.h>
|
||||
#include <device/pci_def.h>
|
||||
#include <NbPlatform.h>
|
||||
#include "chip.h"
|
||||
|
||||
void set_pcie_dereset(void *nbconfig);
|
||||
void set_pcie_reset(void *nbconfig);
|
||||
|
||||
/**
|
||||
*
|
||||
*/
|
||||
void set_pcie_reset(void *nbconfig)
|
||||
{
|
||||
}
|
||||
|
||||
/**
|
||||
* Mainboard specific RD890 CIMx callback
|
||||
* Release Resets to PCIe Links
|
||||
* For Both SR56X0 chips, PCIE_RESET_GPIO1 to reset pcie
|
||||
*/
|
||||
void set_pcie_dereset(void *nbconfig)
|
||||
{
|
||||
//u32 nb_dev = MAKE_SBDFO(0, 0x0, 0x0, 0x0, 0x0);
|
||||
u32 i;
|
||||
u32 val;
|
||||
u32 nb_addr;
|
||||
|
||||
val = 0x00000007UL;
|
||||
AMD_NB_CONFIG_BLOCK *pConfig = (AMD_NB_CONFIG_BLOCK*)nbconfig;
|
||||
for (i = 0; i < MAX_NB_COUNT; i ++) {
|
||||
nb_addr = pConfig->Northbridges[i].NbPciAddress.AddressValue | NB_HTIU_INDEX;
|
||||
LibNbPciIndexRMW(nb_addr,
|
||||
NB_HTIU_REGA8,
|
||||
AccessS3SaveWidth32,
|
||||
~val,
|
||||
val,
|
||||
&(pConfig->Northbridges[i]));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/*************************************************
|
||||
* enable the dedicated function in s8226 board.
|
||||
*************************************************/
|
||||
static void mainboard_enable(device_t dev)
|
||||
{
|
||||
printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");
|
||||
}
|
||||
|
||||
struct chip_operations mainboard_ops = {
|
||||
.enable_dev = mainboard_enable,
|
||||
};
|
@@ -1,174 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
|
||||
#include <console/console.h>
|
||||
#include <arch/smp/mpspec.h>
|
||||
#include <device/pci.h>
|
||||
#include <arch/io.h>
|
||||
#include <string.h>
|
||||
#include <stdint.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/lapic.h>
|
||||
|
||||
static void *smp_write_config_table(void *v)
|
||||
{
|
||||
struct mp_config_table *mc;
|
||||
int bus_isa;
|
||||
u32 apicid_sp5100;
|
||||
u32 apicid_sr5650;
|
||||
device_t dev;
|
||||
u32 *dword;
|
||||
|
||||
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||||
mptable_init(mc, LOCAL_APIC_ADDR);
|
||||
|
||||
smp_write_processors(mc);
|
||||
mptable_write_buses(mc, NULL, &bus_isa);
|
||||
|
||||
/*
|
||||
* AGESA v5 Apply apic enumeration rules
|
||||
* For systems with >= 16 APICs, put the IO-APICs at 0..n and
|
||||
* put the local-APICs at m..z
|
||||
* For systems with < 16 APICs, put the Local-APICs at 0..n and
|
||||
* put the IO-APICs at (n + 1)..z
|
||||
*/
|
||||
if (CONFIG_MAX_CPUS >= 16)
|
||||
apicid_sp5100 = 0x0;
|
||||
else
|
||||
apicid_sp5100 = CONFIG_MAX_CPUS + 1;
|
||||
apicid_sr5650 = apicid_sp5100 + 1;
|
||||
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
||||
if (dev) {
|
||||
/* Set SP5100 IOAPIC ID */
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0x74) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sp5100, 0x20, dword);
|
||||
|
||||
#ifdef UNUSED_CODE
|
||||
u8 byte;
|
||||
/* Initialize interrupt mapping */
|
||||
/* aza */
|
||||
byte = pci_read_config8(dev, 0x63);
|
||||
byte &= 0xf8;
|
||||
byte |= 0; /* 0: INTA, ...., 7: INTH */
|
||||
pci_write_config8(dev, 0x63, byte);
|
||||
/* SATA */
|
||||
dword = pci_read_config32(dev, 0xAC);
|
||||
dword = dword & ~(7 << 26);
|
||||
dword = dword | (6 << 26); /* 0: INTA, ...., 7: INTH */
|
||||
/* dword |= 1 << 22; PIC and APIC co exists */
|
||||
pci_write_config32(dev, 0xAC, dword);
|
||||
#endif
|
||||
|
||||
/*
|
||||
* 00:12.0: PROG SATA : INT F
|
||||
* 00:13.0: INTA USB_0
|
||||
* 00:13.1: INTB USB_1
|
||||
* 00:13.2: INTC USB_2
|
||||
* 00:13.3: INTD USB_3
|
||||
* 00:13.4: INTC USB_4
|
||||
* 00:13.5: INTD USB2
|
||||
* 00:14.1: INTA IDE
|
||||
* 00:14.2: Prog HDA : INT E
|
||||
* 00:14.5: INTB ACI
|
||||
* 00:14.6: INTB MCI
|
||||
*/
|
||||
|
||||
/* Set RS5650 IOAPIC ID */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0, 0));
|
||||
if (dev) {
|
||||
pci_write_config32(dev, 0xF8, 0x1);
|
||||
dword = (u32 *)(uintptr_t)(pci_read_config32(dev, 0xFC) & 0xfffffff0);
|
||||
smp_write_ioapic(mc, apicid_sr5650, 0x20, dword);
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
/* I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
#define IO_LOCAL_INT(type, intr, apicid, pin) \
|
||||
smp_write_lintsrc(mc, (type), MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, bus_isa, (intr), (apicid), (pin));
|
||||
|
||||
mptable_add_isa_interrupts(mc, bus_isa, apicid_sp5100, 0);
|
||||
|
||||
/* PCI interrupts are level triggered, and are
|
||||
* associated with a specific bus/device/function tuple.
|
||||
*/
|
||||
#define PCI_INT(bus, dev, int_sign, pin) \
|
||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, (bus), (((dev)<<2)|(int_sign)), apicid_sp5100, (pin))
|
||||
|
||||
/* SMBUS */
|
||||
//PCI_INT(0x0, 0x14, 0x0, 0x10); //not generate interrupt, 3Ch hardcoded to 0
|
||||
|
||||
/* HD Audio */
|
||||
PCI_INT(0x0, 0x14, 0x2, 0x10);
|
||||
|
||||
/* USB */
|
||||
/* OHCI0, OHCI1 hard-wired to 01h, corresponding to using INTA# */
|
||||
/* EHCI hard-wired to 02h, corresponding to using INTB# */
|
||||
/* USB1 */
|
||||
PCI_INT(0x0, 0x12, 0x0, 0x10); /* OHCI0 Port 0~2 */
|
||||
PCI_INT(0x0, 0x12, 0x1, 0x10); /* OHCI1 Port 3~5 */
|
||||
PCI_INT(0x0, 0x12, 0x2, 0x11); /* EHCI Port 0~5 */
|
||||
|
||||
/* USB2 */
|
||||
PCI_INT(0x0, 0x13, 0x0, 0x10); /* OHCI0 Port 6~8 */
|
||||
PCI_INT(0x0, 0x13, 0x1, 0x10); /* OHCI1 Port 9~11 */
|
||||
PCI_INT(0x0, 0x13, 0x2, 0x11); /* EHCI Port 6~11 */
|
||||
|
||||
/* USB3 EHCI hard-wired to 03h, corresponding to using INTC# */
|
||||
PCI_INT(0x0, 0x14, 0x5, 0x12); /* OHCI0 Port 12~13 */
|
||||
|
||||
/* SATA */
|
||||
PCI_INT(0x0, 0x11, 0x0, 0x16); //6, INTG
|
||||
|
||||
/* PCI slots */
|
||||
dev = dev_find_slot(0, PCI_DEVFN(0x14, 4));
|
||||
if (dev && dev->enabled) {
|
||||
u8 bus_pci = dev->link_list->secondary;
|
||||
/* PCI_SLOT 0. */
|
||||
PCI_INT(bus_pci, 0x5, 0x0, 0x14);
|
||||
PCI_INT(bus_pci, 0x5, 0x1, 0x15);
|
||||
PCI_INT(bus_pci, 0x5, 0x2, 0x16);
|
||||
PCI_INT(bus_pci, 0x5, 0x3, 0x17);
|
||||
|
||||
/* PCI_SLOT 1. */
|
||||
PCI_INT(bus_pci, 0x6, 0x0, 0x15);
|
||||
PCI_INT(bus_pci, 0x6, 0x1, 0x16);
|
||||
PCI_INT(bus_pci, 0x6, 0x2, 0x17);
|
||||
PCI_INT(bus_pci, 0x6, 0x3, 0x14);
|
||||
|
||||
/* PCI_SLOT 2. */
|
||||
PCI_INT(bus_pci, 0x7, 0x0, 0x16);
|
||||
PCI_INT(bus_pci, 0x7, 0x1, 0x17);
|
||||
PCI_INT(bus_pci, 0x7, 0x2, 0x14);
|
||||
PCI_INT(bus_pci, 0x7, 0x3, 0x15);
|
||||
}
|
||||
|
||||
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
||||
IO_LOCAL_INT(mp_ExtINT, 0, MP_APIC_ALL, 0x0);
|
||||
IO_LOCAL_INT(mp_NMI, 0, MP_APIC_ALL, 0x1);
|
||||
/* There is no extension information... */
|
||||
|
||||
/* Compute the checksums */
|
||||
return mptable_finalize(mc);
|
||||
}
|
||||
|
||||
unsigned long write_smp_table(unsigned long addr)
|
||||
{
|
||||
void *v;
|
||||
v = smp_write_floating_table(addr, 0);
|
||||
return (unsigned long)smp_write_config_table(v);
|
||||
}
|
@@ -1,50 +0,0 @@
|
||||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef _PLATFORM_CFG_H_
|
||||
#define _PLATFORM_CFG_H_
|
||||
|
||||
|
||||
/* northbridge customize options */
|
||||
/**
|
||||
* Max number of northbridges in the system
|
||||
*/
|
||||
#define MAX_NB_COUNT 1 //TODO: only 1 NB tested
|
||||
|
||||
/**
|
||||
* Enable check for PCIe endpoint to be ready for PCI enumeration.
|
||||
*
|
||||
*/
|
||||
//#define EPREADY_WORKAROUND_DISABLED
|
||||
|
||||
/**
|
||||
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
|
||||
*
|
||||
*/
|
||||
#define IOMMU_SUPPORT_DISABLE //TODO: enable it
|
||||
|
||||
/**
|
||||
* Disable server PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define HOTPLUG_SUPPORT_DISABLED
|
||||
|
||||
/**
|
||||
* Disable support for device number remapping for PCIe portsserver PCIe hotplug support.
|
||||
*/
|
||||
|
||||
//#define DEVICE_REMAP_DISABLE
|
||||
|
||||
#endif //_PLATFORM_CFG_H_
|
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user