cpu/intel/haswell: remove dependency on socket_rpga989
Remove dependency of Haswell on cpu/intel/socket_rpga989 code, which is a carry-over from Sandy Bridge/Ivy Bridge and older coreboot conventions where features were structured around socket types. Add CPU-specific options to Kconfig and required subdirs to Makefile.inc which are curently included with socket_rpga989. TEST=successfully built and booted on google/panther Change-Id: Ic788e2928df107d11ea2d2eca7613490aaed395c Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: http://review.coreboot.org/10037 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
committed by
Patrick Georgi
parent
40e2004abf
commit
31769d99da
@@ -12,6 +12,8 @@ config CPU_SPECIFIC_OPTIONS
|
||||
select ARCH_RAMSTAGE_X86_32
|
||||
select BACKUP_DEFAULT_SMM_REGION
|
||||
select SMP
|
||||
select MMX
|
||||
select SSE
|
||||
select SSE2
|
||||
select UDELAY_TSC
|
||||
select TSC_CONSTANT_RATE
|
||||
|
@@ -14,3 +14,11 @@ smm-$(CONFIG_HAVE_SMI_HANDLER) += tsc_freq.c
|
||||
smm-$(CONFIG_MONOTONIC_TIMER_MSR) += monotonic_timer.c
|
||||
|
||||
cpu_incs += $(src)/cpu/intel/haswell/cache_as_ram.inc
|
||||
|
||||
subdirs-y += ../../x86/tsc
|
||||
subdirs-y += ../../x86/mtrr
|
||||
subdirs-y += ../../x86/lapic
|
||||
subdirs-y += ../../x86/cache
|
||||
subdirs-y += ../../x86/smm
|
||||
subdirs-y += ../microcode
|
||||
subdirs-y += ../turbo
|
||||
|
Reference in New Issue
Block a user