sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Trivial. Fix the typo.

Browse Source 
Signed-off-by: Zheng Bao <zheng.bao@amd.com>
Acked-by: Zheng Bao <zheng.bao@amd.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5922 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Zheng Bao
2010-10-08 03:35:12 +00:00
committed by Zheng Bao
parent 554c052b48
commit 3d682fe888
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/northbridge/amd/amdmct/mct/mctsrc.c
View File

@@ -848,7 +848,7 @@ static void mct_InitDQSPos4RcvrEn_D(struct MCTStatStruc *pMCTstat,
struct DCTStatStruc *pDCTstat) struct DCTStatStruc *pDCTstat)
{ {
/* Initialize the DQS Positions in preparation for /* Initialize the DQS Positions in preparation for
* Reciever Enable Training. * Receiver Enable Training.
* Write Position is 1/2 Memclock Delay * Write Position is 1/2 Memclock Delay
* Read Position is 1/2 Memclock Delay * Read Position is 1/2 Memclock Delay
*/ */
@@ -863,7 +863,7 @@ static void InitDQSPos4RcvrEn_D(struct MCTStatStruc *pMCTstat,
struct DCTStatStruc *pDCTstat, u8 Channel) struct DCTStatStruc *pDCTstat, u8 Channel)
{ {
/* Initialize the DQS Positions in preparation for /* Initialize the DQS Positions in preparation for
* Reciever Enable Training. * Receiver Enable Training.
* Write Position is no Delay * Write Position is no Delay
* Read Position is 1/2 Memclock Delay * Read Position is 1/2 Memclock Delay
*/ */

4
src/northbridge/amd/amdmct/mct_ddr3/mctsrc.c
View File

@@ -800,7 +800,7 @@ static void mct_InitDQSPos4RcvrEn_D(struct MCTStatStruc *pMCTstat,
struct DCTStatStruc *pDCTstat) struct DCTStatStruc *pDCTstat)
{ {
/* Initialize the DQS Positions in preparation for /* Initialize the DQS Positions in preparation for
* Reciever Enable Training. * Receiver Enable Training.
* Write Position is 1/2 Memclock Delay * Write Position is 1/2 Memclock Delay
* Read Position is 1/2 Memclock Delay * Read Position is 1/2 Memclock Delay
*/ */
@@ -814,7 +814,7 @@ static void InitDQSPos4RcvrEn_D(struct MCTStatStruc *pMCTstat,
struct DCTStatStruc *pDCTstat, u8 Channel) struct DCTStatStruc *pDCTstat, u8 Channel)
{ {
/* Initialize the DQS Positions in preparation for /* Initialize the DQS Positions in preparation for
* Reciever Enable Training. * Receiver Enable Training.
* Write Position is no Delay * Write Position is no Delay
* Read Position is 1/2 Memclock Delay * Read Position is 1/2 Memclock Delay
*/ */