sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/cache_as_ram_fsp.S: Drop unused preprocessing directives

Browse Source 
Change-Id: I42bb15b8534d16401cd06ff803a8425221c5f3c1
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/81558
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Arthur Heymans
2024-03-28 14:37:27 +01:00
committed by Lean Sheng Tan
parent 9099a6bb4d
commit 579b8ae59f
1 changed files with 0 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/soc/intel/common/block/cpu/car/cache_as_ram_fsp.S
View File

@@ -1,16 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <cpu/x86/64bit/entry64.inc>
#include <cpu/x86/cr.h>
#include <cpu/x86/post_code.h>
#include <device/pci_def.h>
#include <intelblocks/post_codes.h>
#define CBFS_FILE_MAGIC 0
#define CBFS_FILE_LEN (CBFS_FILE_MAGIC + 8)
#define CBFS_FILE_TYPE (CBFS_FILE_LEN + 4)
#define CBFS_FILE_CHECKSUM (CBFS_FILE_TYPE + 4)
#define CBFS_FILE_OFFSET (CBFS_FILE_CHECKSUM + 4)
.section .init, "ax", @progbits