haswell/broadwell: Fix typos of BCLK
Change-Id: Ifed3c8250d5c9869493285d0b87580b70ff37965 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46373 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Felix Singer <felixsinger@posteo.net>
This commit is contained in:
@@ -207,8 +207,8 @@ int haswell_is_ult(void)
|
||||
return ult;
|
||||
}
|
||||
|
||||
/* The core 100MHz BLCK is disabled in deeper c-states. One needs to calibrate
|
||||
* the 100MHz BCLCK against the 24MHz BLCK to restore the clocks properly
|
||||
/* The core 100MHz BCLK is disabled in deeper c-states. One needs to calibrate
|
||||
* the 100MHz BCLK against the 24MHz BCLK to restore the clocks properly
|
||||
* when a core is woken up. */
|
||||
static int pcode_ready(void)
|
||||
{
|
||||
@@ -247,7 +247,7 @@ static void calibrate_24mhz_bclk(void)
|
||||
|
||||
err_code = MCHBAR32(BIOS_MAILBOX_INTERFACE) & 0xff;
|
||||
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BLCK calibration response: %d\n",
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BCLK calibration response: %d\n",
|
||||
err_code);
|
||||
|
||||
/* Read the calibrated value. */
|
||||
@@ -259,7 +259,7 @@ static void calibrate_24mhz_bclk(void)
|
||||
return;
|
||||
}
|
||||
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BLCK calibration value: 0x%08x\n",
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BCLK calibration value: 0x%08x\n",
|
||||
MCHBAR32(BIOS_MAILBOX_DATA));
|
||||
}
|
||||
|
||||
|
@@ -25,8 +25,8 @@
|
||||
#include <soc/intel/broadwell/chip.h>
|
||||
#include <cpu/intel/common/common.h>
|
||||
|
||||
/* The core 100MHz BLCK is disabled in deeper c-states. One needs to calibrate
|
||||
* the 100MHz BCLCK against the 24MHz BLCK to restore the clocks properly
|
||||
/* The core 100MHz BCLK is disabled in deeper c-states. One needs to calibrate
|
||||
* the 100MHz BCLK against the 24MHz BCLK to restore the clocks properly
|
||||
* when a core is woken up. */
|
||||
static int pcode_ready(void)
|
||||
{
|
||||
@@ -65,7 +65,7 @@ static void calibrate_24mhz_bclk(void)
|
||||
|
||||
err_code = MCHBAR32(BIOS_MAILBOX_INTERFACE) & 0xff;
|
||||
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BLCK calibration response: %d\n",
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BCLK calibration response: %d\n",
|
||||
err_code);
|
||||
|
||||
/* Read the calibrated value. */
|
||||
@@ -77,7 +77,7 @@ static void calibrate_24mhz_bclk(void)
|
||||
return;
|
||||
}
|
||||
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BLCK calibration value: 0x%08x\n",
|
||||
printk(BIOS_DEBUG, "PCODE: 24MHz BCLK calibration value: 0x%08x\n",
|
||||
MCHBAR32(BIOS_MAILBOX_DATA));
|
||||
}
|
||||
|
||||
|
Reference in New Issue
Block a user