arch/non-x86: Flip HAVE_MONOTONIC_TIMER default

Also remove allwinner/a10 dummy monotonic_timer
implementation.

Change-Id: I9dfa9b92dc63375465e3bb87b73eeefad601c810
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34112
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Kyösti Mälkki
2019-07-01 17:25:41 +03:00
parent c6b152a976
commit 76c4386699
23 changed files with 15 additions and 60 deletions

View File

@ -501,14 +501,20 @@ config HAVE_ROMSTAGE_MICROCODE_CBFS_SPINLOCK
bool
default n
config HAVE_MONOTONIC_TIMER
config NO_MONOTONIC_TIMER
def_bool n
config HAVE_MONOTONIC_TIMER
bool
depends on !NO_MONOTONIC_TIMER
default y if !ARCH_X86
help
The board/chipset provides a monotonic timer.
config GENERIC_UDELAY
def_bool n
bool
depends on HAVE_MONOTONIC_TIMER
default y if !ARCH_X86
help
The board/chipset uses a generic udelay function utilizing the
monotonic timer.

View File

@ -10,7 +10,7 @@ config CPU_SPECIFIC_OPTIONS
select ARCH_VERSTAGE_ARMV7
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select HAVE_MONOTONIC_TIMER
select NO_MONOTONIC_TIMER
select HAVE_UART_SPECIAL
select UART_OVERRIDE_REFCLK
select BOOT_DEVICE_NOT_SPI_FLASH

View File

@ -17,7 +17,6 @@ ramstage-y += bootblock_media.c
ramstage-y += cbmem.c
ramstage-y += clock.c
ramstage-y += cpu.c
ramstage-y += monotonic_timer.c
ramstage-y += timer.c
ramstage-y += twi.c

View File

@ -1,25 +0,0 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2013 Alexandru Gagniuc <mr.nuke.me@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the Licenseor (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* Placeholder for code to come (needed to complete build)
*
*/
#include <timer.h>
void timer_monotonic_get(struct mono_time *mt)
{
(void)mt;
}

View File

@ -19,3 +19,4 @@ config CPU_QEMU_POWER8
select ARCH_VERSTAGE_PPC64
select ARCH_ROMSTAGE_PPC64
select ARCH_RAMSTAGE_PPC64
select NO_MONOTONIC_TIMER

View File

@ -3,9 +3,7 @@ config CPU_TI_AM335X
select ARCH_VERSTAGE_ARMV7
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select HAVE_MONOTONIC_TIMER
select HAVE_UART_SPECIAL
select GENERIC_UDELAY
select UART_OVERRIDE_REFCLK
select BOOT_DEVICE_NOT_SPI_FLASH
bool

View File

@ -35,6 +35,7 @@ config BOARD_SPECIFIC_OPTIONS
select BOARD_ROMSIZE_KB_4096
select BOOT_DEVICE_NOT_SPI_FLASH
select MISSING_BOARD_RESET
select NO_MONOTONIC_TIMER
config MAINBOARD_DIR
string

View File

@ -6,8 +6,6 @@ config SOC_CAVIUM_CN81XX
select ARCH_ROMSTAGE_ARMV8_64
select ARCH_VERSTAGE_ARMV8_64
select DRIVERS_UART_PL011
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select UART_OVERRIDE_REFCLK
select SOC_CAVIUM_COMMON
select CAVIUM_BDK_DDR_TUNE_HW_OFFSETS

View File

@ -20,8 +20,6 @@ config CPU_IMGTEC_PISTACHIO
select ARCH_VERSTAGE_MIPS
select ARCH_ROMSTAGE_MIPS
select ARCH_RAMSTAGE_MIPS
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select HAVE_UART_SPECIAL
select GENERIC_GPIO_LIB
select UART_OVERRIDE_REFCLK

View File

@ -8,8 +8,6 @@ config SOC_MEDIATEK_MT8173
select ARCH_VERSTAGE_ARMV8_64
select ARM64_USE_ARM_TRUSTED_FIRMWARE
select HAVE_UART_SPECIAL
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select GENERIC_GPIO_LIB
select RTC

View File

@ -6,9 +6,7 @@ config SOC_MEDIATEK_MT8183
select ARCH_ROMSTAGE_ARMV8_64
select ARCH_VERSTAGE_ARMV8_64
select ARM64_USE_ARM_TRUSTED_FIRMWARE
select GENERIC_UDELAY
select HAVE_UART_SPECIAL
select HAVE_MONOTONIC_TIMER
select COMPRESS_BOOTBLOCK
if SOC_MEDIATEK_MT8183

View File

@ -7,8 +7,6 @@ config SOC_NVIDIA_TEGRA124
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select HAVE_UART_SPECIAL
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select ARM_LPAE
select GENERIC_GPIO_LIB
select MAINBOARD_HAS_NATIVE_VGA_INIT

View File

@ -7,8 +7,6 @@ config SOC_NVIDIA_TEGRA210
select ARCH_ROMSTAGE_ARMV4
select ARCH_RAMSTAGE_ARMV8_64
select GIC
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select HAVE_UART_SPECIAL
select ARM64_USE_ARM_TRUSTED_FIRMWARE
select GENERIC_GPIO_LIB

View File

@ -7,10 +7,12 @@ config SOC_QC_IPQ40XX
select ARCH_RAMSTAGE_ARMV7
select HAVE_UART_SPECIAL
select GENERIC_GPIO_LIB
select HAVE_MONOTONIC_TIMER
if SOC_QC_IPQ40XX
config GENERIC_UDELAY
def_bool n
config VBOOT
select VBOOT_STARTS_IN_BOOTBLOCK
select VBOOT_SEPARATE_VERSTAGE

View File

@ -7,6 +7,7 @@ config SOC_QC_IPQ806X
select ARCH_RAMSTAGE_ARMV7
select HAVE_UART_SPECIAL
select GENERIC_GPIO_LIB
select NO_MONOTONIC_TIMER
if SOC_QC_IPQ806X

View File

@ -8,8 +8,6 @@ config SOC_QUALCOMM_QCS405
select ARCH_VERSTAGE_ARMV8_64
select BOOTBLOCK_CONSOLE
select GENERIC_GPIO_LIB
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select ARM64_USE_ARCH_TIMER
select HAVE_UART_SPECIAL

View File

@ -7,8 +7,6 @@ config SOC_QUALCOMM_SDM845
select ARCH_ROMSTAGE_ARMV8_64
select ARCH_VERSTAGE_ARMV8_64
select GENERIC_GPIO_LIB
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select ARM64_USE_ARCH_TIMER
select SOC_QUALCOMM_COMMON

View File

@ -21,8 +21,6 @@ config SOC_ROCKCHIP_RK3288
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select DRIVERS_UART_8250MEM_32
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select UNCOMPRESSED_RAMSTAGE
select GENERIC_GPIO_LIB
select RTC

View File

@ -8,8 +8,6 @@ config SOC_ROCKCHIP_RK3399
select ARM64_USE_ARM_TRUSTED_FIRMWARE
select DRIVERS_UART_8250MEM_32
select GENERIC_GPIO_LIB
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select UART_OVERRIDE_REFCLK
select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
select COMPRESS_BOOTBLOCK

View File

@ -3,8 +3,6 @@ config CPU_SAMSUNG_EXYNOS5250
select ARCH_VERSTAGE_ARMV7
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select HAVE_UART_SPECIAL
bool
default n

View File

@ -3,8 +3,6 @@ config CPU_SAMSUNG_EXYNOS5420
select ARCH_VERSTAGE_ARMV7
select ARCH_ROMSTAGE_ARMV7
select ARCH_RAMSTAGE_ARMV7
select HAVE_MONOTONIC_TIMER
select GENERIC_UDELAY
select HAVE_UART_SPECIAL
select RELOCATABLE_MODULES
select NO_BOOTBLOCK_CONSOLE

View File

@ -22,8 +22,6 @@ config SOC_SIFIVE_FU540
select ARCH_ROMSTAGE_RISCV
select ARCH_RAMSTAGE_RISCV
select DRIVERS_UART_SIFIVE
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select RISCV_USE_ARCH_TIMER
select UART_OVERRIDE_REFCLK

View File

@ -6,8 +6,6 @@ config SOC_UCB_RISCV
select ARCH_VERSTAGE_RISCV
select ARCH_ROMSTAGE_RISCV
select ARCH_RAMSTAGE_RISCV
select GENERIC_UDELAY
select HAVE_MONOTONIC_TIMER
select RISCV_USE_ARCH_TIMER
bool
default n