mb/system76: Add SPDX ID to devicetree files

Change-Id: I55f2730f7277a3c699b86ded5864e9690d92d518
Signed-off-by: Tim Crawford <tcrawford@system76.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82700
Reviewed-by: Jeremy Soller <jeremy@system76.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Tim Crawford 2024-05-29 16:31:17 -06:00 committed by Felix Held
parent 3a26aec8bd
commit 8093b77c34
47 changed files with 94 additions and 0 deletions

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
# Serial I/O
register "SerialIoDevMode" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
# Serial I/O
register "SerialIoDevMode" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[ADL_P_282_442_482_28W_CORE]" = "{
.tdp_pl1_override = 20,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[ADL_P_282_442_482_28W_CORE]" = "{
.tdp_pl1_override = 28,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
# FIVR configuration
# Read EXT_RAIL_CONFIG to determine bitmaps

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
# FIVR configuration
# Read EXT_RAIL_CONFIG to determine bitmaps

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[ADL_P_142_242_282_15W_CORE]" = "{
.tdp_pl1_override = 15,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[ADL_P_642_682_45W_CORE]" = "{
.tdp_pl1_override = 45,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[ADL_P_642_682_45W_CORE]" = "{
.tdp_pl1_override = 45,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
/* Touchpad */

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x1404 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x1403 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x1401 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
# Serial I/O
register "SerialIoDevMode" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
# Serial I/O
register "SerialIoDevMode" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/skylake
# Send an extra VR mailbox command for the PS4 exit issue
register "SendVrMbxCmd" = "2"

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/skylake
device domain 0 on
subsystemid 0x1558 0x1303 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/skylake
device domain 0 on
subsystemid 0x1558 0x1413 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/skylake
device domain 0 on
subsystemid 0x1558 0x1313 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x50d3 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x65e5 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
# Support 5600 MT/s memory
register "max_dram_speed_mts" = "5600"

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
# Support 5600 MT/s memory
register "max_dram_speed_mts" = "5600"

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[RPL_P_682_482_282_28W_CORE]" = "{
.tdp_pl1_override = 20,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[RPL_P_682_642_482_45W_CORE]" = "{
.tdp_pl1_override = 45,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
device domain 0 on
subsystemid 0x1558 0x5630 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
register "power_limits_config[RPL_P_282_242_142_15W_CORE]" = "{
.tdp_pl1_override = 15,

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
device domain 0 on
subsystemid 0x1558 0x66a2 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/alderlake
# Support 5600 MT/s memory
register "max_dram_speed_mts" = "5600"

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
device domain 0 on
subsystemid 0x1558 0x5015 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
device domain 0 on
subsystemid 0x1558 0x50e1 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
# Power limits
register "power_limits_config[POWER_LIMITS_H_8_CORE]" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
register "common_soc_config" = "{
// Touchpad I2C bus

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
# Power limits
register "power_limits_config[POWER_LIMITS_U_4_CORE]" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
# Power limits
register "power_limits_config[POWER_LIMITS_U_4_CORE]" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/tigerlake
# Power limits
register "power_limits_config[POWER_LIMITS_U_4_CORE]" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
# Lock Down
register "common_soc_config" = "{

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x1325 inherit

View File

@ -1,3 +1,5 @@
# SPDX-License-Identifier: GPL-2.0-only
chip soc/intel/cannonlake
device domain 0 on
subsystemid 0x1558 0x1323 inherit