sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/xeon_sp: Drop unused helper functions

Browse Source 
Change-Id: Ib319643f6b0b91d8c5854da531e035d333f04d75
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/80143
Reviewed-by: Shuo Liu <shuo.liu@intel.com>
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Patrick Rudolph
2024-01-19 16:08:58 +01:00
committed by Lean Sheng Tan
parent 47e6882891
commit 809d8c5d28
6 changed files with 0 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/intel/xeon_sp/cpx/include/soc/soc_util.h
View File

@@ -25,7 +25,6 @@
const struct SystemMemoryMapHob *get_system_memory_map(void);
uint8_t socket0_get_ubox_busno(const uint8_t stack);
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack);
uint8_t get_cxl_node_count(void);
int soc_get_stack_for_port(int port);

9
src/soc/intel/xeon_sp/cpx/soc_util.c
View File

@@ -47,15 +47,6 @@ uint8_t socket0_get_ubox_busno(const uint8_t stack)
return pci_io_read_config32(dev, offset) >> (8 * (stack % 4)) & 0xff;
}
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack)
{
const IIO_UDS *hob = get_iio_uds();
assert(socket < CONFIG_MAX_SOCKET && stack < MAX_LOGIC_IIO_STACK);
return hob->PlatformData.IIO_resource[socket].StackRes[stack].BusBase;
}
/*
* EX: CPX-SP
* Ports Stack Stack(HOB) IioConfigIou

1
src/soc/intel/xeon_sp/skx/include/soc/soc_util.h
View File

@@ -11,7 +11,6 @@ void config_reset_cpl3_csrs(void);
const struct SystemMemoryMapHob *get_system_memory_map(void);
uint8_t socket0_get_ubox_busno(const uint8_t stack);
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack);
int soc_get_stack_for_port(int port);
uint8_t get_cxl_node_count(void);

9
src/soc/intel/xeon_sp/skx/soc_util.c
View File

@@ -96,15 +96,6 @@ uint8_t socket0_get_ubox_busno(const uint8_t stack)
return pci_io_read_config32(dev, offset) >> (8 * (stack % 4)) & 0xff;
}
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack)
{
const IIO_UDS *hob = get_iio_uds();
assert(socket < MAX_SOCKET && stack < MAX_IIO_STACK);
return hob->PlatformData.CpuQpiInfo[socket].StackBus[stack];
}
#if ENV_RAMSTAGE
void config_reset_cpl3_csrs(void)
{

2
src/soc/intel/xeon_sp/spr/include/soc/soc_util.h
View File

@@ -31,8 +31,6 @@
const struct SystemMemoryMapHob *get_system_memory_map(void);
const struct SystemMemoryMapElement *get_system_memory_map_elment(uint8_t *num);
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack);
bool is_iio_cxl_stack_res(const STACK_RES *res);
void soc_display_iio_universal_data_hob(const IIO_UDS *hob);

9
src/soc/intel/xeon_sp/spr/soc_util.c
View File

@@ -135,15 +135,6 @@ uint8_t get_cxl_node_count(void)
return count;
}
uint32_t get_socket_stack_busno(uint32_t socket, uint32_t stack)
{
const IIO_UDS *hob = get_iio_uds();
assert(socket < CONFIG_MAX_SOCKET && stack < MAX_LOGIC_IIO_STACK);
return hob->PlatformData.IIO_resource[socket].StackRes[stack].BusBase;
}
/* Returns the UBOX(offset) bus number for socket0 */
uint8_t socket0_get_ubox_busno(uint8_t offset)
{