sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/starlite/lite: Configure tcc_offset based on power_profile settings

Browse Source 
Set tcc_offset value based on the power_profile value, ranging from 5
to 15 degrees.

Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Change-Id: Id30bec9c095517884a7361226aed703b370f2207
Reviewed-on: https://review.coreboot.org/c/coreboot/+/64650
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes
2022-05-24 21:56:45 +01:00
committed by Martin L Roth
parent 3c6b304084
commit 83d341061e
1 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/mainboard/starlabs/lite/devtree.c
View File

@@ -26,16 +26,19 @@ void devtree_update(void)
/* Update PL1 & PL2 based on CMOS settings */
switch (get_power_profile(PP_POWER_SAVER)) {
case PP_POWER_SAVER:
soc_conf->tdp_pl1_override = 6;
soc_conf->tdp_pl2_override = 10;
soc_conf->tdp_pl1_override = 6;
soc_conf->tdp_pl2_override = 10;
cfg->tcc_offset = 15;
break;
case PP_BALANCED:
soc_conf->tdp_pl1_override = 10;
soc_conf->tdp_pl2_override = 15;
soc_conf->tdp_pl1_override = 10;
soc_conf->tdp_pl2_override = 15;
cfg->tcc_offset = 10;
break;
case PP_PERFORMANCE:
soc_conf->tdp_pl1_override = 10;
soc_conf->tdp_pl2_override = 20;
soc_conf->tdp_pl1_override = 10;
soc_conf->tdp_pl2_override = 20;
cfg->tcc_offset = 5;
break;
}