sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

skl mainboards/dt: Drop ScsEmmcHs400Enabled setting if disabled

Browse Source 
The attributes are initialized with 0 and thus setting them to 0 makes
them superfluous. Remove them.

Change-Id: I1239132d5f25345ebb051d216e9187f3d2250339
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83174
Reviewed-by: Marvin Evers <marvin.n.evers@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Felix Singer
2024-06-23 04:14:03 +02:00
parent 0c1daa59b9
commit 842ee24340
7 changed files with 0 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/51nb/x210/devicetree.cb
View File

@@ -44,7 +44,6 @@ chip soc/intel/skylake
register "SataPortsDevSlp[2]" = "1"
register "DspEnable" = "0"
register "IoBufferOwnership" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms

1
src/mainboard/google/fizz/variants/baseboard/devicetree.cb
View File

@@ -71,7 +71,6 @@ chip soc/intel/skylake
register "SataPortsDevSlp[1]" = "1"
register "DspEnable" = "1"
register "IoBufferOwnership" = "3"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms

1
src/mainboard/intel/saddlebrook/devicetree.cb
View File

@@ -17,7 +17,6 @@ chip soc/intel/skylake
# FSP Configuration
register "DspEnable" = "1"
register "IoBufferOwnership" = "3"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
# Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch

1
src/mainboard/libretrend/lt1000/devicetree.cb
View File

@@ -47,7 +47,6 @@ chip soc/intel/skylake
register "SataSpeedLimit" = "2"
register "DspEnable" = "1"
register "IoBufferOwnership" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms

1
src/mainboard/protectli/vault_kbl/devicetree.cb
View File

@@ -31,7 +31,6 @@ chip soc/intel/skylake
register "SataSalpSupport" = "0"
register "DspEnable" = "0"
register "IoBufferOwnership" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "IslVrCmd" = "2"

1
src/mainboard/purism/librem_skl/devicetree.cb
View File

@@ -49,7 +49,6 @@ chip soc/intel/skylake
register "SataPortsDevSlp[2]" = "0"
register "DspEnable" = "0"
register "IoBufferOwnership" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms

1
src/mainboard/razer/blade_stealth_kbl/devicetree.cb
View File

@@ -30,7 +30,6 @@ chip soc/intel/skylake
}"
register "DspEnable" = "0"
register "IoBufferOwnership" = "0"
register "ScsEmmcHs400Enabled" = "0"
register "SkipExtGfxScan" = "1"
register "SaGv" = "SaGv_Enabled"
register "PmConfigSlpS3MinAssert" = "2" # 50ms