sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/system76/adl-p: oryp9: HACK: Disable RTD3 on CPU PCIe RPs

Browse Source 
WD drives fail to resume from suspend.

Known to affect:

- WD Green SN350
- WD Blue SN550

Change-Id: I319d0a213dc76bf10105fa8e90a2c0e5a0f77f32
Signed-off-by: Tim Crawford <tcrawford@system76.com>
This commit is contained in:
Tim Crawford
2022-07-11 14:43:57 -06:00
committed by Tim Crawford
parent ccd417e587
commit adc5695c39
1 changed files with 14 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
src/mainboard/system76/adl-p/variants/oryp9/overridetree.cb
View File

@ -41,12 +41,13 @@ chip soc/intel/alderlake
.clk_req = 0, .clk_req = 0,
.flags = PCIE_RP_LTR, .flags = PCIE_RP_LTR,
}" }"
chip soc/intel/common/block/pcie/rtd3 # FIXME: WD drives fail to suspend
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D14)" # M2_PWR_EN1 #chip soc/intel/common/block/pcie/rtd3
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_B13)" # BUF_PLT_RST# # register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_D14)" # M2_PWR_EN1
register "srcclk_pin" = "0" # SSD0_CLKREQ# # register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_B13)" # BUF_PLT_RST#
device generic 0 on end # register "srcclk_pin" = "0" # SSD0_CLKREQ#
end # device generic 0 on end
#end
end end
device ref pcie4_1 on device ref pcie4_1 on
# CPU PCIe RP#3 x4, Clock 4 (SSD2) # CPU PCIe RP#3 x4, Clock 4 (SSD2)
@ -55,12 +56,13 @@ chip soc/intel/alderlake
.clk_req = 4, .clk_req = 4,
.flags = PCIE_RP_LTR, .flags = PCIE_RP_LTR,
}" }"
chip soc/intel/common/block/pcie/rtd3 # FIXME: WD drives fail to suspend
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C2)" # M2_PWR_EN2 #chip soc/intel/common/block/pcie/rtd3
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_B13)" # BUF_PLT_RST# # register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_C2)" # M2_PWR_EN2
register "srcclk_pin" = "4" # SSD1_CLKREQ# # register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_B13)" # BUF_PLT_RST#
device generic 0 on end # register "srcclk_pin" = "4" # SSD1_CLKREQ#
end # device generic 0 on end
#end
end end
device ref tcss_xhci on device ref tcss_xhci on
register "tcss_ports[0]" = "TCSS_PORT_DEFAULT(OC_SKIP)" register "tcss_ports[0]" = "TCSS_PORT_DEFAULT(OC_SKIP)"