HP sandy/ivy laptops: Align devicetrees
This makes it easier to spot differences. Change-Id: I16596a661ee4e56c2cb1d0aef663067ae6159705 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38084 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
parent
a022535f2c
commit
c97802fd4a
@ -45,9 +45,9 @@ chip northbridge/intel/sandybridge
|
|||||||
device domain 0x0 on
|
device domain 0x0 on
|
||||||
subsystemid 0x103c 0x17df inherit
|
subsystemid 0x103c 0x17df inherit
|
||||||
|
|
||||||
device pci 00.0 on end # Host bridge Host bridge
|
device pci 00.0 on end # Host bridge
|
||||||
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
||||||
device pci 02.0 on end # Internal graphics VGA controller
|
device pci 02.0 on end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -62,11 +62,11 @@ chip northbridge/intel/sandybridge
|
|||||||
register "pcie_port_coalesce" = "1"
|
register "pcie_port_coalesce" = "1"
|
||||||
register "sata_interface_speed_support" = "0x3"
|
register "sata_interface_speed_support" = "0x3"
|
||||||
register "sata_port_map" = "0x33"
|
register "sata_port_map" = "0x33"
|
||||||
register "spi_lvscc" = "0x0"
|
|
||||||
register "spi_uvscc" = "0x2005"
|
register "spi_uvscc" = "0x2005"
|
||||||
|
register "spi_lvscc" = "0"
|
||||||
register "superspeed_capable_ports" = "0x0000000f"
|
register "superspeed_capable_ports" = "0x0000000f"
|
||||||
register "xhci_overcurrent_mapping" = "0x00000c03"
|
register "xhci_overcurrent_mapping" = "0x00000c03"
|
||||||
register "xhci_switchable_ports" = "0x0000000f"
|
register "xhci_switchable_ports" = "0x0000000f"
|
||||||
|
|
||||||
device pci 14.0 on end # USB 3.0 Controller
|
device pci 14.0 on end # USB 3.0 Controller
|
||||||
device pci 16.0 on end # Management Engine Interface 1
|
device pci 16.0 on end # Management Engine Interface 1
|
||||||
@ -75,7 +75,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 16.3 off end # Management Engine KT
|
device pci 16.3 off end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
||||||
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
||||||
@ -86,14 +86,14 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x62"
|
register "ec_data_port" = "0x62"
|
||||||
register "ec_cmd_port" = "0x66"
|
register "ec_cmd_port" = "0x66"
|
||||||
register "ec_ctrl_reg" = "0x81"
|
register "ec_ctrl_reg" = "0x81"
|
||||||
register "ec_fan_ctrl_value" = "0x4d"
|
register "ec_fan_ctrl_value" = "0x4d"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
end
|
end
|
||||||
device pci 1f.2 on end # SATA Controller 1
|
device pci 1f.2 on end # SATA Controller 1
|
||||||
device pci 1f.3 off end # SMBus
|
device pci 1f.3 off end # SMBus
|
||||||
|
@ -45,9 +45,9 @@ chip northbridge/intel/sandybridge
|
|||||||
device domain 0x0 on
|
device domain 0x0 on
|
||||||
subsystemid 0x103c 0x162a inherit
|
subsystemid 0x103c 0x162a inherit
|
||||||
|
|
||||||
device pci 00.0 on end # Host bridge Host bridge
|
device pci 00.0 on end # Host bridge
|
||||||
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
||||||
device pci 02.0 on end # Internal graphics VGA controller
|
device pci 02.0 on end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -71,7 +71,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 16.3 off end # Management Engine KT
|
device pci 16.3 off end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
||||||
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
||||||
@ -82,14 +82,14 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x60"
|
register "ec_data_port" = "0x60"
|
||||||
register "ec_cmd_port" = "0x64"
|
register "ec_cmd_port" = "0x64"
|
||||||
register "ec_ctrl_reg" = "0xca"
|
register "ec_ctrl_reg" = "0xca"
|
||||||
register "ec_fan_ctrl_value" = "0x4d"
|
register "ec_fan_ctrl_value" = "0x4d"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
end
|
end
|
||||||
device pci 1f.2 on end # SATA Controller 1
|
device pci 1f.2 on end # SATA Controller 1
|
||||||
device pci 1f.3 off end # SMBus
|
device pci 1f.3 off end # SMBus
|
||||||
|
@ -72,7 +72,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 16.3 on end # Management Engine KT
|
device pci 16.3 on end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
||||||
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
||||||
@ -83,27 +83,25 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 1c.7 on end # PCIe Port #8, NEC USB 3.0 Host Controller
|
device pci 1c.7 on end # PCIe Port #8, NEC USB 3.0 Host Controller
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x60"
|
register "ec_data_port" = "0x60"
|
||||||
register "ec_cmd_port" = "0x64"
|
register "ec_cmd_port" = "0x64"
|
||||||
register "ec_ctrl_reg" = "0xca"
|
register "ec_ctrl_reg" = "0xca"
|
||||||
register "ec_fan_ctrl_value" = "0x6b"
|
register "ec_fan_ctrl_value" = "0x6b"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
chip superio/smsc/lpc47n217
|
chip superio/smsc/lpc47n217
|
||||||
device pnp 4e.3 on # Parallel
|
device pnp 4e.3 on # Parallel
|
||||||
io 0x60 = 0x378
|
io 0x60 = 0x378
|
||||||
irq 0x70 = 7
|
irq 0x70 = 7
|
||||||
end
|
end
|
||||||
device pnp 4e.4 on # Com1
|
device pnp 4e.4 on # COM1
|
||||||
io 0x60 = 0x3f8
|
io 0x60 = 0x3f8
|
||||||
irq 0x70 = 4
|
irq 0x70 = 4
|
||||||
end
|
end
|
||||||
device pnp 4e.5 off # Com2
|
device pnp 4e.5 off end # COM2
|
||||||
end
|
end
|
||||||
end #chip superio/smsc/lpc47n217
|
|
||||||
|
|
||||||
chip drivers/pc80/tpm
|
chip drivers/pc80/tpm
|
||||||
device pnp 0c31.0 on end
|
device pnp 0c31.0 on end
|
||||||
end
|
end
|
||||||
|
@ -47,7 +47,7 @@ chip northbridge/intel/sandybridge
|
|||||||
|
|
||||||
device pci 00.0 on end # Host bridge
|
device pci 00.0 on end # Host bridge
|
||||||
device pci 01.0 on end # PCIe Bridge for discrete graphics
|
device pci 01.0 on end # PCIe Bridge for discrete graphics
|
||||||
device pci 02.0 on end # Internal graphics VGA controller
|
device pci 02.0 on end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -63,11 +63,11 @@ chip northbridge/intel/sandybridge
|
|||||||
register "sata_interface_speed_support" = "0x3"
|
register "sata_interface_speed_support" = "0x3"
|
||||||
# HDD(0), ODD(1), mSATA(2), eSATA(4)
|
# HDD(0), ODD(1), mSATA(2), eSATA(4)
|
||||||
register "sata_port_map" = "0x3f"
|
register "sata_port_map" = "0x3f"
|
||||||
register "superspeed_capable_ports" = "0x0000000f"
|
|
||||||
register "xhci_overcurrent_mapping" = "0x00000c03"
|
|
||||||
register "xhci_switchable_ports" = "0x0000000f"
|
|
||||||
register "spi_uvscc" = "0x2005"
|
register "spi_uvscc" = "0x2005"
|
||||||
register "spi_lvscc" = "0"
|
register "spi_lvscc" = "0"
|
||||||
|
register "superspeed_capable_ports" = "0x0000000f"
|
||||||
|
register "xhci_overcurrent_mapping" = "0x00000c03"
|
||||||
|
register "xhci_switchable_ports" = "0x0000000f"
|
||||||
|
|
||||||
device pci 14.0 on end # USB 3.0 Controller
|
device pci 14.0 on end # USB 3.0 Controller
|
||||||
device pci 16.0 on end # Management Engine Interface 1
|
device pci 16.0 on end # Management Engine Interface 1
|
||||||
@ -76,7 +76,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 16.3 on end # Management Engine KT
|
device pci 16.3 on end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
device pci 1c.1 on end # PCIe Port #2, ExpressCard
|
||||||
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
device pci 1c.2 on end # PCIe Port #3, SD/MMC
|
||||||
@ -87,26 +87,25 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x62"
|
register "ec_data_port" = "0x62"
|
||||||
register "ec_cmd_port" = "0x66"
|
register "ec_cmd_port" = "0x66"
|
||||||
register "ec_ctrl_reg" = "0x81"
|
register "ec_ctrl_reg" = "0x81"
|
||||||
register "ec_fan_ctrl_value" = "0x6b"
|
register "ec_fan_ctrl_value" = "0x6b"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
chip superio/smsc/lpc47n217
|
chip superio/smsc/lpc47n217
|
||||||
device pnp 4e.3 on # Parallel
|
device pnp 4e.3 on # Parallel
|
||||||
io 0x60 = 0x378
|
io 0x60 = 0x378
|
||||||
irq 0x70 = 7
|
irq 0x70 = 7
|
||||||
end
|
end
|
||||||
device pnp 4e.4 on # Com1
|
device pnp 4e.4 on # COM1
|
||||||
io 0x60 = 0x3f8
|
io 0x60 = 0x3f8
|
||||||
irq 0x70 = 4
|
irq 0x70 = 4
|
||||||
end
|
end
|
||||||
device pnp 4e.5 off # Com2
|
device pnp 4e.5 off end # COM2
|
||||||
end
|
end
|
||||||
end #chip superio/smsc/lpc47n217
|
|
||||||
end
|
end
|
||||||
device pci 1f.2 on end # SATA Controller 1
|
device pci 1f.2 on end # SATA Controller 1
|
||||||
device pci 1f.3 off end # SMBus
|
device pci 1f.3 off end # SMBus
|
||||||
|
@ -36,7 +36,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 00.0 on end # GPU
|
device pci 00.0 on end # GPU
|
||||||
device pci 00.1 on end # HDMI Audio on GPU
|
device pci 00.1 on end # HDMI Audio on GPU
|
||||||
end
|
end
|
||||||
device pci 02.0 off end # Internal graphics VGA controller
|
device pci 02.0 off end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -51,11 +51,11 @@ chip northbridge/intel/sandybridge
|
|||||||
register "pcie_port_coalesce" = "1"
|
register "pcie_port_coalesce" = "1"
|
||||||
register "sata_interface_speed_support" = "0x3"
|
register "sata_interface_speed_support" = "0x3"
|
||||||
register "sata_port_map" = "0x1f"
|
register "sata_port_map" = "0x1f"
|
||||||
register "superspeed_capable_ports" = "0x0000000f"
|
|
||||||
register "xhci_overcurrent_mapping" = "0x00000c03"
|
|
||||||
register "xhci_switchable_ports" = "0x0000000f"
|
|
||||||
register "spi_uvscc" = "0x2005"
|
register "spi_uvscc" = "0x2005"
|
||||||
register "spi_lvscc" = "0"
|
register "spi_lvscc" = "0"
|
||||||
|
register "superspeed_capable_ports" = "0x0000000f"
|
||||||
|
register "xhci_overcurrent_mapping" = "0x00000c03"
|
||||||
|
register "xhci_switchable_ports" = "0x0000000f"
|
||||||
|
|
||||||
device pci 14.0 on end # USB 3.0 Controller
|
device pci 14.0 on end # USB 3.0 Controller
|
||||||
device pci 16.0 on end # Management Engine Interface 1
|
device pci 16.0 on end # Management Engine Interface 1
|
||||||
@ -64,7 +64,7 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 16.3 off end # Management Engine KT
|
device pci 16.3 off end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 on end # PCIe Port #2
|
device pci 1c.1 on end # PCIe Port #2
|
||||||
device pci 1c.2 on end # Media Card and FireWire host controller
|
device pci 1c.2 on end # Media Card and FireWire host controller
|
||||||
@ -75,26 +75,25 @@ chip northbridge/intel/sandybridge
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x62"
|
register "ec_data_port" = "0x62"
|
||||||
register "ec_cmd_port" = "0x66"
|
register "ec_cmd_port" = "0x66"
|
||||||
register "ec_ctrl_reg" = "0x81"
|
register "ec_ctrl_reg" = "0x81"
|
||||||
register "ec_fan_ctrl_value" = "0x81"
|
register "ec_fan_ctrl_value" = "0x81"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
chip superio/smsc/lpc47n217
|
chip superio/smsc/lpc47n217
|
||||||
device pnp 4e.3 on # Parallel
|
device pnp 4e.3 on # Parallel
|
||||||
io 0x60 = 0x378
|
io 0x60 = 0x378
|
||||||
irq 0x70 = 7
|
irq 0x70 = 7
|
||||||
end
|
end
|
||||||
device pnp 4e.4 on # Com1
|
device pnp 4e.4 on # COM1
|
||||||
io 0x60 = 0x3f8
|
io 0x60 = 0x3f8
|
||||||
irq 0x70 = 4
|
irq 0x70 = 4
|
||||||
end
|
end
|
||||||
device pnp 4e.5 off # Com2
|
device pnp 4e.5 off end # COM2
|
||||||
end
|
end
|
||||||
end #chip superio/smsc/lpc47n217
|
|
||||||
end
|
end
|
||||||
device pci 1f.2 on end # SATA Controller 1
|
device pci 1f.2 on end # SATA Controller 1
|
||||||
device pci 1f.3 off end # SMBus
|
device pci 1f.3 off end # SMBus
|
||||||
|
@ -31,7 +31,7 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
register "gpu_panel_power_up_delay" = "300"
|
register "gpu_panel_power_up_delay" = "300"
|
||||||
register "gpu_pch_backlight" = "0x0d9c0d9c"
|
register "gpu_pch_backlight" = "0x0d9c0d9c"
|
||||||
device cpu_cluster 0x0 on
|
device cpu_cluster 0x0 on
|
||||||
chip cpu/intel/model_206ax # FIXME: check all registers
|
chip cpu/intel/model_206ax
|
||||||
register "c1_acpower" = "1"
|
register "c1_acpower" = "1"
|
||||||
register "c1_battery" = "1"
|
register "c1_battery" = "1"
|
||||||
register "c2_acpower" = "3"
|
register "c2_acpower" = "3"
|
||||||
@ -45,9 +45,9 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device domain 0x0 on
|
device domain 0x0 on
|
||||||
subsystemid 0x103c 0x18df inherit
|
subsystemid 0x103c 0x18df inherit
|
||||||
|
|
||||||
device pci 00.0 on end # Host bridge Host bridge
|
device pci 00.0 on end # Host bridge
|
||||||
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
||||||
device pci 02.0 on end # Internal graphics VGA controller
|
device pci 02.0 on end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -62,11 +62,11 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
register "pcie_port_coalesce" = "1"
|
register "pcie_port_coalesce" = "1"
|
||||||
register "sata_interface_speed_support" = "0x3"
|
register "sata_interface_speed_support" = "0x3"
|
||||||
register "sata_port_map" = "0x3"
|
register "sata_port_map" = "0x3"
|
||||||
register "spi_lvscc" = "0x0"
|
|
||||||
register "spi_uvscc" = "0x2005"
|
register "spi_uvscc" = "0x2005"
|
||||||
|
register "spi_lvscc" = "0"
|
||||||
register "superspeed_capable_ports" = "0x0000000f"
|
register "superspeed_capable_ports" = "0x0000000f"
|
||||||
register "xhci_overcurrent_mapping" = "0x00000c03"
|
register "xhci_overcurrent_mapping" = "0x00000c03"
|
||||||
register "xhci_switchable_ports" = "0x0000000f"
|
register "xhci_switchable_ports" = "0x0000000f"
|
||||||
|
|
||||||
device pci 14.0 on end # USB 3.0 Controller
|
device pci 14.0 on end # USB 3.0 Controller
|
||||||
device pci 16.0 off end # Management Engine Interface 1
|
device pci 16.0 off end # Management Engine Interface 1
|
||||||
@ -75,7 +75,7 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device pci 16.3 off end # Management Engine KT
|
device pci 16.3 off end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 off end # PCIe Port #2
|
device pci 1c.1 off end # PCIe Port #2
|
||||||
device pci 1c.2 on end # PCIe Port #3 SDHCI
|
device pci 1c.2 on end # PCIe Port #3 SDHCI
|
||||||
@ -86,15 +86,14 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x62"
|
register "ec_data_port" = "0x62"
|
||||||
register "ec_cmd_port" = "0x66"
|
register "ec_cmd_port" = "0x66"
|
||||||
register "ec_ctrl_reg" = "0x81"
|
register "ec_ctrl_reg" = "0x81"
|
||||||
register "ec_fan_ctrl_value" = "0x44"
|
register "ec_fan_ctrl_value" = "0x44"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
|
|
||||||
chip drivers/pc80/tpm
|
chip drivers/pc80/tpm
|
||||||
device pnp 0c31.0 on end
|
device pnp 0c31.0 on end
|
||||||
end
|
end
|
||||||
|
@ -31,7 +31,7 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
register "gpu_panel_power_up_delay" = "300"
|
register "gpu_panel_power_up_delay" = "300"
|
||||||
register "gpu_pch_backlight" = "0x02880288"
|
register "gpu_pch_backlight" = "0x02880288"
|
||||||
device cpu_cluster 0x0 on
|
device cpu_cluster 0x0 on
|
||||||
chip cpu/intel/model_206ax # FIXME: check all registers
|
chip cpu/intel/model_206ax
|
||||||
register "c1_acpower" = "1"
|
register "c1_acpower" = "1"
|
||||||
register "c1_battery" = "1"
|
register "c1_battery" = "1"
|
||||||
register "c2_acpower" = "3"
|
register "c2_acpower" = "3"
|
||||||
@ -45,9 +45,9 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device domain 0x0 on
|
device domain 0x0 on
|
||||||
subsystemid 0x103c 0x18f8 inherit
|
subsystemid 0x103c 0x18f8 inherit
|
||||||
|
|
||||||
device pci 00.0 on end # Host bridge Host bridge
|
device pci 00.0 on end # Host bridge
|
||||||
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
device pci 01.0 off end # PCIe Bridge for discrete graphics
|
||||||
device pci 02.0 on end # Internal graphics VGA controller
|
device pci 02.0 on end # Internal graphics
|
||||||
|
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||||
register "c2_latency" = "0x0065"
|
register "c2_latency" = "0x0065"
|
||||||
@ -62,11 +62,11 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
register "pcie_port_coalesce" = "1"
|
register "pcie_port_coalesce" = "1"
|
||||||
register "sata_interface_speed_support" = "0x3"
|
register "sata_interface_speed_support" = "0x3"
|
||||||
register "sata_port_map" = "0x1"
|
register "sata_port_map" = "0x1"
|
||||||
register "spi_lvscc" = "0x0"
|
|
||||||
register "spi_uvscc" = "0x2005"
|
register "spi_uvscc" = "0x2005"
|
||||||
|
register "spi_lvscc" = "0"
|
||||||
register "superspeed_capable_ports" = "0x0000000f"
|
register "superspeed_capable_ports" = "0x0000000f"
|
||||||
register "xhci_overcurrent_mapping" = "0x00000c03"
|
register "xhci_overcurrent_mapping" = "0x00000c03"
|
||||||
register "xhci_switchable_ports" = "0x0000000f"
|
register "xhci_switchable_ports" = "0x0000000f"
|
||||||
|
|
||||||
device pci 14.0 on end # USB 3.0 Controller
|
device pci 14.0 on end # USB 3.0 Controller
|
||||||
device pci 16.0 off end # Management Engine Interface 1
|
device pci 16.0 off end # Management Engine Interface 1
|
||||||
@ -75,7 +75,7 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device pci 16.3 off end # Management Engine KT
|
device pci 16.3 off end # Management Engine KT
|
||||||
device pci 19.0 on end # Intel Gigabit Ethernet
|
device pci 19.0 on end # Intel Gigabit Ethernet
|
||||||
device pci 1a.0 on end # USB2 EHCI #2
|
device pci 1a.0 on end # USB2 EHCI #2
|
||||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
device pci 1b.0 on end # HD Audio controller
|
||||||
device pci 1c.0 on end # PCIe Port #1
|
device pci 1c.0 on end # PCIe Port #1
|
||||||
device pci 1c.1 off end # PCIe Port #2
|
device pci 1c.1 off end # PCIe Port #2
|
||||||
device pci 1c.2 on end # PCIe Port #3
|
device pci 1c.2 on end # PCIe Port #3
|
||||||
@ -86,15 +86,14 @@ chip northbridge/intel/sandybridge # FIXME: check gfx.ndid and gfx.did
|
|||||||
device pci 1c.7 off end # PCIe Port #8
|
device pci 1c.7 off end # PCIe Port #8
|
||||||
device pci 1d.0 on end # USB2 EHCI #1
|
device pci 1d.0 on end # USB2 EHCI #1
|
||||||
device pci 1e.0 off end # PCI bridge
|
device pci 1e.0 off end # PCI bridge
|
||||||
device pci 1f.0 on # LPC bridge PCI-LPC bridge
|
device pci 1f.0 on # LPC bridge
|
||||||
chip ec/hp/kbc1126
|
chip ec/hp/kbc1126
|
||||||
register "ec_data_port" = "0x62"
|
register "ec_data_port" = "0x62"
|
||||||
register "ec_cmd_port" = "0x66"
|
register "ec_cmd_port" = "0x66"
|
||||||
register "ec_ctrl_reg" = "0x81"
|
register "ec_ctrl_reg" = "0x81"
|
||||||
register "ec_fan_ctrl_value" = "0x70"
|
register "ec_fan_ctrl_value" = "0x70"
|
||||||
device pnp ff.1 off end
|
device pnp ff.1 off end
|
||||||
end # kbc1126
|
end
|
||||||
|
|
||||||
chip drivers/pc80/tpm
|
chip drivers/pc80/tpm
|
||||||
device pnp 0c31.0 on end
|
device pnp 0c31.0 on end
|
||||||
end
|
end
|
||||||
|
Loading…
x
Reference in New Issue
Block a user