sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Also require TBT0 and TBT1 resource for DMA and RP

Browse Source 
Change-Id: I6238c0b6cb7b47c18f3918d53f0e5c1a6706ce57
This commit is contained in:
Jeremy Soller
2020-11-23 20:50:44 -07:00
parent 7f543c99f8
commit c9d9c491ec
2 changed files with 20 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/soc/intel/tigerlake/acpi/tcss_dma.asl
View File

@ -32,12 +32,20 @@ Method (_S0W, 0x0)
Method (_PR0) Method (_PR0)
{ {
Return (Package() { \_SB.PCI0.D3C }) If (DUID == 0) {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT0 })
} Else {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT1 })
}
} }
Method (_PR3) Method (_PR3)
{ {
Return (Package() { \_SB.PCI0.D3C }) If (DUID == 0) {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT0 })
} Else {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT1 })
}
} }
/* /*

12
src/soc/intel/tigerlake/acpi/tcss_pcierp.asl
View File

@ -227,12 +227,20 @@ Method (_S0W, 0x0, NotSerialized)
Method (_PR0) Method (_PR0)
{ {
Return (Package() { \_SB.PCI0.D3C }) If ((TUID == 0) || (TUID == 1)) {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT0 })
} Else {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT1 })
}
} }
Method (_PR3) Method (_PR3)
{ {
Return (Package() { \_SB.PCI0.D3C }) If ((TUID == 0) || (TUID == 1)) {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT0 })
} Else {
Return (Package() { \_SB.PCI0.D3C, \_SB.PCI0.TBT1 })
}
} }
/* /*