sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

riscv: ARCH_RISCV_RV{32,64} selects ARCH_RISCV

Browse Source 
ARCH_RISCV_RV{32,64} will now select ARCH_RISCV.

Change-Id: Ia7a1a8f0bfab20e91b8429dd6dd3e9a4180a0a5b
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Reviewed-on: https://review.coreboot.org/c/31042
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Philipp Hug <philipp@hug.cx>
This commit is contained in:
Ronald G. Minnich
2019-01-22 20:46:10 +00:00
committed by Patrick Georgi
parent 053ea60682
commit d19f4e50aa
3 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/arch/riscv/Kconfig
View File

@@ -40,10 +40,12 @@ config ARCH_RISCV_U
config ARCH_RISCV_RV64
bool
default n
select ARCH_RISCV
config ARCH_RISCV_RV32
bool
default n
select ARCH_RISCV
config ARCH_RISCV_PMP
bool
@@ -52,7 +54,6 @@ config ARCH_RISCV_PMP
config ARCH_BOOTBLOCK_RISCV
bool
default n
select ARCH_RISCV
select C_ENVIRONMENT_BOOTBLOCK
config ARCH_VERSTAGE_RISCV

1
src/soc/sifive/fu540/Kconfig
View File

@@ -13,7 +13,6 @@
config SOC_SIFIVE_FU540
bool
select ARCH_RISCV
select ARCH_RISCV_RV64
select ARCH_RISCV_S
select ARCH_RISCV_U

1
src/soc/ucb/riscv/Kconfig
View File

@@ -1,5 +1,4 @@
config SOC_UCB_RISCV
select ARCH_RISCV
select ARCH_RISCV_RV64
select ARCH_RISCV_S
select ARCH_RISCV_U