sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

AMD Rev F support

Browse Source 
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2435 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Yinghai Lu
2006-10-04 20:46:15 +00:00
parent 2e3757d11c
commit d4b278c02c
130 changed files with 11668 additions and 657 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/amd/amd8111/amd8111_early_ctrl.c
View File

@@ -10,7 +10,7 @@ static unsigned get_sbdn(unsigned bus)
PCI_ID(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8111_PCI),
bus);
return (dev>>11) & 0x1f;
return (dev>>15) & 0x1f;
}

6
src/southbridge/amd/amd8111/amd8111_enable_rom.c
View File

@@ -6,10 +6,10 @@ static void amd8111_enable_rom(void)
/* Enable 5MB rom access at 0xFFB00000 - 0xFFFFFFFF */
/* Locate the amd8111 */
dev = pci_locate_device(PCI_ID(0x1022, 0x7468), 0);
dev = pci_io_locate_device(PCI_ID(0x1022, 0x7468), 0);
/* Set the 5MB enable bits */
byte = pci_read_config8(dev, 0x43);
byte = pci_io_read_config8(dev, 0x43);
byte |= 0xC0;
pci_write_config8(dev, 0x43, byte);
pci_io_write_config8(dev, 0x43, byte);
}

16
src/southbridge/amd/amd8111/amd8111_reset.c
View File

@@ -2,9 +2,9 @@
#include <device/pci_ids.h>
#define PCI_DEV(BUS, DEV, FN) ( \
(((BUS) & 0xFF) << 16) | \
(((DEV) & 0x1f) << 11) | \
(((FN) & 0x7) << 8))
(((BUS) & 0xFFF) << 20) | \
(((DEV) & 0x1F) << 15) | \
(((FN) & 0x7) << 12))
#define PCI_ID(VENDOR_ID, DEVICE_ID) \
((((DEVICE_ID) & 0xFFFF) << 16) | ((VENDOR_ID) & 0xFFFF))
@@ -14,7 +14,7 @@ typedef unsigned device_t;
static void pci_write_config8(device_t dev, unsigned where, unsigned char value)
{
unsigned addr;
addr = dev | where;
addr = (dev>>4) | where;
outl(0x80000000 | (addr & ~3), 0xCF8);
outb(value, 0xCFC + (addr & 3));
}
@@ -22,7 +22,7 @@ static void pci_write_config8(device_t dev, unsigned where, unsigned char value)
static void pci_write_config32(device_t dev, unsigned where, unsigned value)
{
unsigned addr;
addr = dev | where;
addr = (dev>>4) | where;
outl(0x80000000 | (addr & ~3), 0xCF8);
outl(value, 0xCFC);
}
@@ -30,7 +30,7 @@ static void pci_write_config32(device_t dev, unsigned where, unsigned value)
static unsigned pci_read_config32(device_t dev, unsigned where)
{
unsigned addr;
addr = dev | where;
addr = (dev>>4) | where;
outl(0x80000000 | (addr & ~3), 0xCF8);
return inl(0xCFC);
}
@@ -58,8 +58,8 @@ void hard_reset(void)
{
device_t dev;
unsigned bus;
unsigned node = 0;
unsigned link = get_sblk();
unsigned node = 0;
unsigned link = get_sblk();
/* Find the device.
* There can only be one 8111 on a hypertransport chain/bus.