Add gigabyte/m57sli support to Kconfig.
Whitespace fixes to devicetree.cb Signed-off-by: Harald Gutmann <harald.gutmann@gmx.net> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4715 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Harald Gutmann
Patrick Georgi
parent
37ea341079
commit
f9ef2081ba
@ -21,8 +21,9 @@
|
|||||||
choice
|
choice
|
||||||
prompt "Mainboard model"
|
prompt "Mainboard model"
|
||||||
depends on VENDOR_GIGABYTE
|
depends on VENDOR_GIGABYTE
|
||||||
|
|
||||||
source "src/mainboard/gigabyte/ga-6bxc/Kconfig"
|
source "src/mainboard/gigabyte/ga-6bxc/Kconfig"
|
||||||
|
source "src/mainboard/gigabyte/m57sli/Kconfig"
|
||||||
|
|
||||||
endchoice
|
endchoice
|
||||||
|
|
||||||
|
|||||||
153
src/mainboard/gigabyte/m57sli/Kconfig
Normal file
153
src/mainboard/gigabyte/m57sli/Kconfig
Normal file
@ -0,0 +1,153 @@
|
|||||||
|
|
||||||
|
config BOARD_GIGABYTE_M57SLI
|
||||||
|
bool "M57SLI"
|
||||||
|
select ARCH_X86
|
||||||
|
select CPU_AMD_K8
|
||||||
|
select CPU_AMD_SOCKET_AM2
|
||||||
|
select NORTHBRIDGE_AMD_AMDK8
|
||||||
|
select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
|
||||||
|
select SOUTHBRIDGE_NVIDIA_MCP55
|
||||||
|
select SUPERIO_ITE_IT8716F
|
||||||
|
select PIRQ_TABLE
|
||||||
|
select USE_PRINTK_IN_CAR
|
||||||
|
select USE_DCACHE_RAM
|
||||||
|
select HAVE_HARD_RESET
|
||||||
|
select HAVE_HIGH_TABLES
|
||||||
|
select IOAPIC
|
||||||
|
select MEM_TRAIN_SEQ
|
||||||
|
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
||||||
|
select HAVE_ACPI_TABLES
|
||||||
|
select K8_REV_F_SUPPORT
|
||||||
|
select PCI_ROM_RUN
|
||||||
|
select CONSOLE_VGA
|
||||||
|
select HAVE_FANCTL
|
||||||
|
|
||||||
|
config MAINBOARD_DIR
|
||||||
|
string
|
||||||
|
default gigabyte/m57sli
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config DCACHE_RAM_BASE
|
||||||
|
hex
|
||||||
|
default 0xc8000
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config DCACHE_RAM_SIZE
|
||||||
|
hex
|
||||||
|
default 0x08000
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config DCACHE_RAM_GLOBAL_VAR_SIZE
|
||||||
|
hex
|
||||||
|
default 0x01000
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config APIC_ID_OFFSET
|
||||||
|
hex
|
||||||
|
default 16
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config SB_HT_CHAIN_ON_BUS0
|
||||||
|
int
|
||||||
|
default 2
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config LB_CKS_RANGE_START
|
||||||
|
int
|
||||||
|
default 49
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config LB_CKS_RANGE_END
|
||||||
|
int
|
||||||
|
default 122
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config LB_CKS_LOC
|
||||||
|
int
|
||||||
|
default 123
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config MAINBOARD_PART_NUMBER
|
||||||
|
string
|
||||||
|
default "m57sli"
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config PCI_64BIT_PREF_MEM
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config HAVE_FALLBACK_BOOT
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config USE_FALLBACK_IMAGE
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config HW_MEM_HOLE_SIZEK
|
||||||
|
hex
|
||||||
|
default 0x100000
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config USE_FAILOVER_IMAGE
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config MAX_CPUS
|
||||||
|
int
|
||||||
|
default 2
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config MAX_PHYSICAL_CPUS
|
||||||
|
int
|
||||||
|
default 1
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config AP_CODE_IN_CAR
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config HW_MEM_HOLE_SIZE_AUTO_INC
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config HT_CHAIN_UNITID_BASE
|
||||||
|
hex
|
||||||
|
default 0x0
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config HT_CHAIN_END_UNITID_BASE
|
||||||
|
hex
|
||||||
|
default 0x0
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config USE_INIT
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config SERIAL_CPU_INIT
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config WAIT_BEFORE_CPUS_INIT
|
||||||
|
bool
|
||||||
|
default n
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
|
||||||
|
hex
|
||||||
|
default 0x1022
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
|
|
||||||
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
||||||
|
hex
|
||||||
|
default 0x2b80
|
||||||
|
depends on BOARD_GIGABYTE_M57SLI
|
||||||
67
src/mainboard/gigabyte/m57sli/Makefile.inc
Normal file
67
src/mainboard/gigabyte/m57sli/Makefile.inc
Normal file
@ -0,0 +1,67 @@
|
|||||||
|
##
|
||||||
|
## This file is part of the coreboot project.
|
||||||
|
##
|
||||||
|
## Copyright (C) 2007-2008 coresystems GmbH
|
||||||
|
##
|
||||||
|
## This program is free software; you can redistribute it and/or
|
||||||
|
## modify it under the terms of the GNU General Public License as
|
||||||
|
## published by the Free Software Foundation; version 2 of
|
||||||
|
## the License.
|
||||||
|
##
|
||||||
|
## This program is distributed in the hope that it will be useful,
|
||||||
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
## GNU General Public License for more details.
|
||||||
|
##
|
||||||
|
## You should have received a copy of the GNU General Public License
|
||||||
|
## along with this program; if not, write to the Free Software
|
||||||
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
||||||
|
## MA 02110-1301 USA
|
||||||
|
##
|
||||||
|
|
||||||
|
driver-y += mainboard.o
|
||||||
|
|
||||||
|
#needed by irq_tables and mptable and acpi_tables
|
||||||
|
obj-y += get_bus_conf.o
|
||||||
|
obj-$(CONFIG_HAVE_MP_TABLE) += mptable.o
|
||||||
|
obj-$(CONFIG_HAVE_PIRQ_TABLE) += irq_tables.o
|
||||||
|
obj-$(CONFIG_USE_INIT) += cache_as_ram_auto.o
|
||||||
|
obj-$(CONFIG_AP_CODE_IN_CAR) += apc_auto.o
|
||||||
|
obj-$(CONFIG_HAVE_ACPI_TABLES) += dsdt.o
|
||||||
|
obj-$(CONFIG_HAVE_ACPI_TABLES) += acpi_tables.o
|
||||||
|
obj-$(CONFIG_HAVE_FANCTL) += fanctl.o
|
||||||
|
|
||||||
|
# This is part of the conversion to init-obj and away from included code.
|
||||||
|
initobj-y += crt0.o
|
||||||
|
crt0-y += ../../../../src/cpu/x86/16bit/entry16.inc
|
||||||
|
crt0-y += ../../../../src/cpu/x86/32bit/entry32.inc
|
||||||
|
crt0-y += ../../../../src/cpu/x86/16bit/reset16.inc
|
||||||
|
crt0-y += ../../../../src/arch/i386/lib/id.inc
|
||||||
|
crt0-y += ../../../../src/cpu/amd/car/cache_as_ram.inc
|
||||||
|
crt0-y += auto.inc
|
||||||
|
|
||||||
|
ldscript-y += ../../../../src/arch/i386/init/ldscript_fallback_cbfs.lb
|
||||||
|
ldscript-y += ../../../../src/cpu/x86/16bit/entry16.lds
|
||||||
|
ldscript-y += ../../../../src/cpu/x86/16bit/reset16.lds
|
||||||
|
ldscript-y += ../../../../src/arch/i386/lib/id.lds
|
||||||
|
ldscript-y += ../../../../src/arch/i386/lib/failover.lds
|
||||||
|
ldscript-$(CONFIG_AP_CODE_IN_CAR) += ../../../../src/arch/i386/init/ldscript_apc.lb
|
||||||
|
|
||||||
|
ifdef POST_EVALUATION
|
||||||
|
|
||||||
|
$(obj)/dsdt.c: $(src)/mainboard/$(MAINBOARDDIR)/dsdt.asl
|
||||||
|
iasl -p $(obj)/dsdt -tc $(src)/mainboard/$(MAINBOARDDIR)/dsdt.asl
|
||||||
|
mv $(obj)/dsdt.hex $@
|
||||||
|
|
||||||
|
$(obj)/mainboard/$(MAINBOARDDIR)/dsdt.o: $(obj)/dsdt.c
|
||||||
|
$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c $< -o $@
|
||||||
|
|
||||||
|
$(obj)/mainboard/$(MAINBOARDDIR)/apc_auto.o: $(src)/mainboard/$(MAINBOARDDIR)/apc_auto.c $(obj)/option_table.h
|
||||||
|
$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/apc_auto.c -o $@
|
||||||
|
|
||||||
|
$(obj)/mainboard/$(MAINBOARDDIR)/auto.inc: $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c $(obj)/option_table.h
|
||||||
|
$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c -o $@
|
||||||
|
perl -e 's/\.rodata/.rom.data/g' -pi $@
|
||||||
|
perl -e 's/\.text/.section .rom.text/g' -pi $@
|
||||||
|
|
||||||
|
endif
|
||||||
@ -1,202 +1,175 @@
|
|||||||
chip northbridge/amd/amdk8/root_complex
|
chip northbridge/amd/amdk8/root_complex
|
||||||
device apic_cluster 0 on
|
device apic_cluster 0 on
|
||||||
chip cpu/amd/socket_AM2
|
chip cpu/amd/socket_AM2
|
||||||
device apic 0 on end
|
device apic 0 on end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci_domain 0 on
|
device pci_domain 0 on
|
||||||
chip northbridge/amd/amdk8 #mc0
|
chip northbridge/amd/amdk8
|
||||||
device pci 18.0 on
|
device pci 18.0 on
|
||||||
# devices on link 0, link 0 == LDT 0
|
chip southbridge/nvidia/mcp55
|
||||||
chip southbridge/nvidia/mcp55
|
device pci 0.0 on end
|
||||||
device pci 0.0 on end # HT
|
device pci 1.0 on
|
||||||
device pci 1.0 on # LPC
|
chip superio/ite/it8716f
|
||||||
chip superio/ite/it8716f
|
# Floppy and any LDN
|
||||||
# Floppy and any LDN
|
device pnp 2e.0 on
|
||||||
device pnp 2e.0 off
|
# Watchdog from CLKIN, CLKIN = 24 MHz
|
||||||
# Watchdog from CLKIN, CLKIN = 24 MHz
|
irq 0x23 = 0x11
|
||||||
irq 0x23 = 0x11
|
|
||||||
# Serial Flash (SPI only)
|
# Serial Flash (SPI only)
|
||||||
#0x24 = 0x1a
|
#0x24 = 0x1a
|
||||||
io 0x60 = 0x3f0
|
io 0x60 = 0x3f0
|
||||||
irq 0x70 = 6
|
irq 0x70 = 6
|
||||||
drq 0x74 = 2
|
drq 0x74 = 2
|
||||||
end
|
end
|
||||||
device pnp 2e.1 on # Com1
|
device pnp 2e.1 on # Com1
|
||||||
io 0x60 = 0x3f8
|
io 0x60 = 0x3f8
|
||||||
irq 0x70 = 4
|
irq 0x70 = 4
|
||||||
end
|
end
|
||||||
device pnp 2e.2 off # Com2
|
device pnp 2e.2 off # Com2
|
||||||
io 0x60 = 0x2f8
|
io 0x60 = 0x2f8
|
||||||
irq 0x70 = 3
|
irq 0x70 = 3
|
||||||
end
|
end
|
||||||
device pnp 2e.3 off # Parallel Port
|
device pnp 2e.3 on # Parallel Port
|
||||||
io 0x60 = 0x378
|
io 0x60 = 0x378
|
||||||
irq 0x70 = 7
|
irq 0x70 = 7
|
||||||
end
|
end
|
||||||
device pnp 2e.4 on # EC
|
device pnp 2e.4 on # EC
|
||||||
io 0x60 = 0x290
|
io 0x60 = 0x290
|
||||||
io 0x62 = 0x230
|
io 0x62 = 0x230
|
||||||
irq 0x70 = 9
|
irq 0x70 = 9
|
||||||
end
|
end
|
||||||
device pnp 2e.5 on # Keyboard
|
device pnp 2e.5 on # Keyboard
|
||||||
io 0x60 = 0x60
|
io 0x60 = 0x60
|
||||||
io 0x62 = 0x64
|
io 0x62 = 0x64
|
||||||
irq 0x70 = 1
|
irq 0x70 = 1
|
||||||
end
|
end
|
||||||
device pnp 2e.6 on # Mouse
|
device pnp 2e.6 on # Mouse
|
||||||
irq 0x70 = 12
|
irq 0x70 = 12
|
||||||
end
|
end
|
||||||
device pnp 2e.7 on # GPIO, SPI flash
|
device pnp 2e.7 on # GPIO, SPI flash
|
||||||
# pin 84 is not GP10
|
# pin 84 is not GP10
|
||||||
irq 0x25 = 0x0
|
irq 0x25 = 0x0
|
||||||
# pin 21 is GP26, pin 26 is GP21, pin 27 is GP20
|
# pin 21 is GP26, pin 26 is GP21, pin 27 is GP20
|
||||||
irq 0x26 = 0x43
|
irq 0x26 = 0x43
|
||||||
# pin 13 is GP35
|
# pin 13 is GP35
|
||||||
irq 0x27 = 0x20
|
irq 0x27 = 0x20
|
||||||
# pin 70 is not GP46
|
# pin 70 is not GP46
|
||||||
#irq 0x28 = 0x0
|
#irq 0x28 = 0x0
|
||||||
# pin 6,3,128,127,126 is GP63,64,65,66,67
|
# pin 6,3,128,127,126 is GP63,64,65,66,67
|
||||||
irq 0x29 = 0x81
|
irq 0x29 = 0x81
|
||||||
# Enable FAN_CTL/FAN_TAC set to 5 (pin 21,23), enable FAN_CTL/FAN_TAC set to 4 (pin 20,22), pin 48 is PCIRST5#, pin91 is PCIRSTIN#, VIN7 is internal voltage divider for VCCH5V, pin 95 is ATXPG, VIN3 is internal voltage divider for VCC5V
|
# Enable FAN_CTL/FAN_TAC set to 5 (pin 21,23), enable FAN_CTL/FAN_TAC set to 4 (pin 20,22), pin 48 is PCIRST5#, pin91 is PCIRSTIN#, VIN7 is internal voltage divider for VCCH5V, pin 95 is ATXPG, VIN3 is internal voltage divider for VCC5V
|
||||||
#irq 0x2c = 0x1f
|
#irq 0x2c = 0x1f
|
||||||
# Simple I/O base
|
# Simple I/O base
|
||||||
io 0x62 = 0x800
|
io 0x62 = 0x800
|
||||||
# Serial Flash I/O (SPI only)
|
# Serial Flash I/O (SPI only)
|
||||||
io 0x64 = 0x820
|
io 0x64 = 0x820
|
||||||
# watch dog force timeout (parallel flash only)
|
# watch dog force timeout (parallel flash only)
|
||||||
#irq 0x71 = 0x1
|
#irq 0x71 = 0x1
|
||||||
# No WDT interrupt
|
# No WDT interrupt
|
||||||
irq 0x72 = 0x0
|
irq 0x72 = 0x0
|
||||||
# GPIO pin set 1 disable internal pullup
|
# GPIO pin set 1 disable internal pullup
|
||||||
irq 0xb8 = 0x0
|
irq 0xb8 = 0x0
|
||||||
# GPIO pin set 5 enable internal pullup
|
# GPIO pin set 5 enable internal pullup
|
||||||
irq 0xbc = 0x01
|
irq 0xbc = 0x01
|
||||||
# SIO pin set 1 alternate function
|
# SIO pin set 1 alternate function
|
||||||
#irq 0xc0 = 0x0
|
#irq 0xc0 = 0x0
|
||||||
# SIO pin set 2 mixed function
|
# SIO pin set 2 mixed function
|
||||||
irq 0xc1 = 0x43
|
irq 0xc1 = 0x43
|
||||||
# SIO pin set 3 mixed function
|
# SIO pin set 3 mixed function
|
||||||
irq 0xc2 = 0x20
|
irq 0xc2 = 0x20
|
||||||
# SIO pin set 4 alternate function
|
# SIO pin set 4 alternate function
|
||||||
#irq 0xc3 = 0x0
|
#irq 0xc3 = 0x0
|
||||||
# SIO pin set 1 input mode
|
# SIO pin set 1 input mode
|
||||||
#irq 0xc8 = 0x0
|
#irq 0xc8 = 0x0
|
||||||
# SIO pin set 2 input mode
|
# SIO pin set 2 input mode
|
||||||
irq 0xc9 = 0x0
|
irq 0xc9 = 0x0
|
||||||
# SIO pin set 4 input mode
|
# SIO pin set 4 input mode
|
||||||
#irq 0xcb = 0x0
|
#irq 0xcb = 0x0
|
||||||
# Generate SMI# on EC IRQ
|
# Generate SMI# on EC IRQ
|
||||||
#irq 0xf0 = 0x10
|
#irq 0xf0 = 0x10
|
||||||
# SMI# level trigger
|
# SMI# level trigger
|
||||||
#irq 0xf1 = 0x40
|
#irq 0xf1 = 0x40
|
||||||
# HWMON alert beep pin location
|
# HWMON alert beep pin location
|
||||||
irq 0xf6 = 0x28
|
irq 0xf6 = 0x28
|
||||||
end
|
end
|
||||||
device pnp 2e.8 off # MIDI
|
device pnp 2e.8 off # MIDI
|
||||||
io 0x60 = 0x300
|
io 0x60 = 0x300
|
||||||
irq 0x70 = 10
|
irq 0x70 = 10
|
||||||
end
|
end
|
||||||
device pnp 2e.9 off # GAME
|
device pnp 2e.9 off # GAME
|
||||||
io 0x60 = 0x220
|
io 0x60 = 0x220
|
||||||
end
|
end
|
||||||
device pnp 2e.a off end # CIR
|
device pnp 2e.a off # CIR
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
device pci 1.1 on # SM 0
|
end
|
||||||
chip drivers/generic/generic #dimm 0-0-0
|
device pci 1.1 on
|
||||||
device i2c 50 on end
|
chip drivers/generic/generic #dimm 0-0-0
|
||||||
end
|
device i2c 50 on end
|
||||||
chip drivers/generic/generic #dimm 0-0-1
|
end
|
||||||
device i2c 51 on end
|
chip drivers/generic/generic #dimm 0-0-1
|
||||||
end
|
device i2c 51 on end
|
||||||
chip drivers/generic/generic #dimm 0-1-0
|
end
|
||||||
device i2c 52 on end
|
chip drivers/generic/generic #dimm 0-1-0
|
||||||
end
|
device i2c 52 on end
|
||||||
chip drivers/generic/generic #dimm 0-1-1
|
end
|
||||||
device i2c 53 on end
|
chip drivers/generic/generic #dimm 0-1-1
|
||||||
end
|
device i2c 53 on end
|
||||||
chip drivers/generic/generic #dimm 1-0-0
|
end
|
||||||
device i2c 54 on end
|
chip drivers/generic/generic #dimm 1-0-0
|
||||||
end
|
device i2c 54 on end
|
||||||
chip drivers/generic/generic #dimm 1-0-1
|
end
|
||||||
device i2c 55 on end
|
chip drivers/generic/generic #dimm 1-0-1
|
||||||
end
|
device i2c 55 on end
|
||||||
chip drivers/generic/generic #dimm 1-1-0
|
end
|
||||||
device i2c 56 on end
|
chip drivers/generic/generic #dimm 1-1-0
|
||||||
end
|
device i2c 56 on end
|
||||||
chip drivers/generic/generic #dimm 1-1-1
|
end
|
||||||
device i2c 57 on end
|
chip drivers/generic/generic #dimm 1-1-1
|
||||||
end
|
device i2c 57 on end
|
||||||
end # SM
|
end
|
||||||
#WTF?!? We already have device pci 1.1 in the section above
|
end # SM
|
||||||
device pci 1.1 on # SM 1
|
device pci 2.0 on end # USB 1.1
|
||||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
device pci 2.1 on end # USB 2
|
||||||
# chip drivers/generic/generic #PCIXA Slot1
|
device pci 4.0 on end # IDE
|
||||||
# device i2c 50 on end
|
device pci 5.0 on end # SATA 0
|
||||||
# end
|
device pci 5.1 on end # SATA 1
|
||||||
# chip drivers/generic/generic #PCIXB Slot1
|
device pci 5.2 on end # SATA 2
|
||||||
# device i2c 51 on end
|
device pci 6.0 on end # PCI
|
||||||
# end
|
device pci 6.1 on end # AUDIO
|
||||||
# chip drivers/generic/generic #PCIXB Slot2
|
device pci 8.0 on end # NIC
|
||||||
# device i2c 52 on end
|
device pci 9.0 off end # N/A
|
||||||
# end
|
device pci a.0 on end # PCI E 5
|
||||||
# chip drivers/generic/generic #PCI Slot1
|
device pci b.0 on end # PCI E 4
|
||||||
# device i2c 53 on end
|
device pci c.0 on end # PCI E 3
|
||||||
# end
|
device pci d.0 on end # PCI E 2
|
||||||
# chip drivers/generic/generic #Master MCP55 PCI-E
|
device pci e.0 on end # PCI E 1
|
||||||
# device i2c 54 on end
|
device pci f.0 on end # PCI E 0
|
||||||
# end
|
register "ide0_enable" = "1"
|
||||||
# chip drivers/generic/generic #Slave MCP55 PCI-E
|
register "sata0_enable" = "1"
|
||||||
# device i2c 55 on end
|
register "sata1_enable" = "1"
|
||||||
# end
|
|
||||||
chip drivers/generic/generic #MAC EEPROM
|
|
||||||
device i2c 51 on end
|
|
||||||
end
|
|
||||||
|
|
||||||
end # SM
|
|
||||||
device pci 2.0 on end # USB 1.1
|
|
||||||
device pci 2.1 on end # USB 2
|
|
||||||
device pci 4.0 on end # IDE
|
|
||||||
device pci 5.0 on end # SATA 0
|
|
||||||
device pci 5.1 on end # SATA 1
|
|
||||||
device pci 5.2 on end # SATA 2
|
|
||||||
device pci 6.0 on end # PCI
|
|
||||||
device pci 6.1 on end # AZA
|
|
||||||
device pci 8.0 on end # NIC
|
|
||||||
device pci 9.0 off end # NIC
|
|
||||||
device pci a.0 on end # PCI E 5
|
|
||||||
device pci b.0 on end # PCI E 4
|
|
||||||
device pci c.0 on end # PCI E 3
|
|
||||||
device pci d.0 on end # PCI E 2
|
|
||||||
device pci e.0 on end # PCI E 1
|
|
||||||
device pci f.0 on end # PCI E 0
|
|
||||||
register "ide0_enable" = "1"
|
|
||||||
register "sata0_enable" = "1"
|
|
||||||
register "sata1_enable" = "1"
|
|
||||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||||
register "mac_eeprom_addr" = "0x51"
|
register "mac_eeprom_addr" = "0x51"
|
||||||
end
|
end
|
||||||
end # device pci 18.0
|
end #device pci 18.0
|
||||||
device pci 18.0 on end # Link 1
|
device pci 18.0 on end # Link 1
|
||||||
device pci 18.0 on end
|
|
||||||
device pci 18.1 on end
|
device pci 18.1 on end
|
||||||
device pci 18.2 on end
|
device pci 18.2 on end
|
||||||
device pci 18.3 on end
|
device pci 18.3 on end
|
||||||
end # mc0
|
end # mc0
|
||||||
|
|
||||||
end # PCI domain
|
end # PCI domain
|
||||||
|
|
||||||
# chip drivers/generic/debug
|
# chip drivers/generic/debug
|
||||||
# device pnp 0.0 off end # chip name
|
# device pnp 0.0 off end # chip name
|
||||||
# device pnp 0.1 on end # pci_regs_all
|
# device pnp 0.1 on end # pci_regs_all
|
||||||
# device pnp 0.2 on end # mem
|
# device pnp 0.2 on end # mem
|
||||||
# device pnp 0.3 off end # cpuid
|
# device pnp 0.3 off end # cpuid
|
||||||
# device pnp 0.4 on end # smbus_regs_all
|
# device pnp 0.4 on end # smbus_regs_all
|
||||||
# device pnp 0.5 off end # dual core msr
|
# device pnp 0.5 off end # dual core msr
|
||||||
# device pnp 0.6 off end # cache size
|
# device pnp 0.6 off end # cache size
|
||||||
# device pnp 0.7 off end # tsc
|
# device pnp 0.7 off end # tsc
|
||||||
# device pnp 0.8 off end # io
|
# device pnp 0.8 off end # io
|
||||||
# device pnp 0.9 off end # io
|
# device pnp 0.9 off end # io
|
||||||
# end
|
# end
|
||||||
|
|
||||||
end #root_complex
|
end #root_complex
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user