sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Sync galp5 and lemp10 romstage

Browse Source 
Change-Id: I777d52fe47e5c60613442afc8c036c44fbe31ac6
This commit is contained in:
Jeremy Soller
2020-11-03 11:00:10 -07:00
parent 00396acb5c
commit fdfd543cca
2 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/system76/galp5/romstage.c
View File

@@ -8,8 +8,10 @@ static const struct mb_ddr4_cfg board_cfg = {
// dq_map unused on DDR4 // dq_map unused on DDR4
// dqs_map unused on DDR4 // dqs_map unused on DDR4
// TGL-U does not support interleaved memory
.dq_pins_interleaved = 0, .dq_pins_interleaved = 0,
//TODO: can we use early command training?
.ect = 0, .ect = 0,
}; };
@@ -31,6 +33,5 @@ void mainboard_memory_init_params(FSPM_UPD *mupd) {
//TODO: what is this for? //TODO: what is this for?
const bool half_populated = false; const bool half_populated = false;
meminit_ddr4(&mupd->FspmConfig, &board_cfg, &spd, half_populated); meminit_ddr4(&mupd->FspmConfig, &board_cfg, &spd, half_populated);
} }

3
src/mainboard/system76/lemp10/romstage.c
View File

@@ -26,6 +26,9 @@ static const struct spd_info spd = {
}; };
void mainboard_memory_init_params(FSPM_UPD *mupd) { void mainboard_memory_init_params(FSPM_UPD *mupd) {
//TODO: Allow memory clocks higher than 2933 MHz
mupd->FspmConfig.SaOcSupport = 1;
//TODO: what is this for? //TODO: what is this for?
const bool half_populated = false; const bool half_populated = false;
meminit_ddr4(&mupd->FspmConfig, &board_cfg, &spd, half_populated); meminit_ddr4(&mupd->FspmConfig, &board_cfg, &spd, half_populated);