sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
46,278 Commits 47 Branches 30 Tags
8482a83d1d8cc3b87bb085aedf900c8ccb2c198b
Commit Graph

46278 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jeremy Soller
8482a83d1d soc/intel/alderlake: Add SLP_S0 residency register and enable LPIT support 
Change-Id: I45e1fc9df3e782cdaac810af3189c5797b1fe413
 2022-07-09 19:40:42 -06:00
Jeremy Soller
cf0a4fcc67 mb/system76/gaze17: Disable S3 suspend 
Change-Id: I83a3932f1f7eee5680820882e9bce1a9a7b05e35
 2022-07-09 19:40:42 -06:00
Jeremy Soller
4d2a48330e mb/system76/gaze17: Enable ME by default 
Change-Id: I6cb3adecfd9a808c9c6dcddedd906b208c5f56fb
 2022-07-09 19:40:42 -06:00
Jeremy Soller
7e4221e335 mb/system76/gaze17: Enable SATA DEVSLP 
Change-Id: If7dfbf7816b0487fd03d11fbd60649de71b3e654
 2022-07-09 19:40:42 -06:00
Tim Crawford
c419da8394 mb/system76/gaze17: WIP: S0ix 
Change-Id: If03f92549ac76e2e0d04bdfe919048879b691f7d
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:42 -06:00
Jeremy Soller
90ac4fe952 mb/system76/gaze17: Let FSP set TPM IRQ 
Change-Id: If15cc71d808cb1327be68da203d4cc408143068e
 2022-07-09 19:40:41 -06:00
Jeremy Soller
2479c7c784 mb/system76/gaze17: Add pin muxing 
Change-Id: I82b94c0e30471af65b0a6e58001c18edfe88e923
 2022-07-09 19:40:41 -06:00
Jeremy Soller
dfbcfaa533 mb/system76/gaze17: Add new mainboard 
Change-Id: Ie4c5297088b06c4e4b9c111f798cb17638fa8592
 2022-07-09 19:40:41 -06:00
Jeremy Soller
6e9ec53576 Refactor GC6 support for all boards 
Change-Id: Id9191c76e0055d5f02a1de8c25a35cf05718c092
 2022-07-09 19:40:41 -06:00
Jeremy Soller
c24f2ed615 mb/system76/addw1: Disable SaOcSupport to eliminate hangs with 3200MT/s memory 
Change-Id: I586e8cf97a52b2fa8386ce3742a4f4ae9465bbcf
 2022-07-09 19:40:41 -06:00
Michał Żygowski
b5cdcb1094 soc/intel/alderlake/hsphy: Add support for HSPHY firmware loading 
BIOS must send the IP_LOAD HECI command to fetch the firmware for CPU
PCIe Gen5 and upload it via CPU REG BAR prior FSP Silicon Init.
Implementation based on Slimbootloader's
"Silicon/AlderlakePkg/Library/CpuPcieHsPhyInitLib" and FSP source.

TEST=Boot MSI PRO Z690-A and see the HSPHY FW is loaded and its recipe
and version is printed.

Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Change-Id: I6c6c11581e3d3d9bab0131fae6ef487cafe98080
 2022-07-09 19:40:41 -06:00
Michał Żygowski
19e658a279 soc/alderlake: Add ADL-S PCIe support 
Extend the code to support ADL-S PCIe Root Ports.
Based on DOC #619362 and #619501.

Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Change-Id: Ibb57ad5b11684c0079e384d9a6ba5c10905c1a23
 2022-07-09 19:40:41 -06:00
Michał Żygowski
f1a67f8924 include/smbios.h: Add PCIe Gen5 slot type definitions 
Add PCI Express Gen5 slot type definitions from DMTF SMBIOS
specification 3.5.0.

Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Change-Id: I46e07feb23bdd6ac9f145a649b77a88db1c08624
 2022-07-09 19:40:41 -06:00
Tim Crawford
85b2e0d8f1 mb/system76: TGL-U: Disable AER for CPU PCIe RP 
Fixes suspend with certain SSDs installed in the PCIe 4 slot.

Change-Id: Ib91b154963aeafe96c8118cbab89f0e70634e8bc
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Tim Crawford
149f6cb1c2 mb/system76: Configure I2C HID IRQs as level triggered 
Per Microsoft's spec for HID over I2C [1], interrupts must be level
triggered. Switch GPIOs and the devicetree config to conform to this.

[1]: http://download.microsoft.com/download/7/d/d/7dd44bb7-2a7a-4505-ac1c-7227d3d96d5b/hid-over-i2c-protocol-spec-v1-0.docx

Change-Id: I485e616ae00e10bc3620ff3fa1fc1e903653c5cc
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Tim Crawford
4b657deaa1 mb/system76/bonw14: Enable TAS5825M smart amp 
The Bonobo has 2 AMPs: one for the speakers and one for the subwoofer.

Smart AMP data was collected using a logic analyzer connected to the IC
during system start on proprietary firmware. This data is then used to
generate a C file [1].

[1]: https://github.com/system76/smart-amp

Change-Id: I5389a9890563ebd3adb20096b6225f474bc006f9
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Tim Crawford
afcfa1c1a9 mb/system76/addw1: Increase max CPUs to 16 
The addw1 supports an i9-9980HK and the addw2 uses an i7-10875H.
These CPUs have 8 cores and 16 threads. Fixes booting on addw2.

Change-Id: I4639b40c3ab9c6d6ad5abbbb3618c750c7d40695
Fixes: 6a93a45242 ("mb/system76/addw1: Add System76 Adder Workstation 1")
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Tim Crawford
872c49bc5e src/mb/system76/*: Shrink CMOS option table 1 byte 
The option table is shrunk 1 byte to force coreboot to invalid the table
and write the new defaults. This will ensure the IME is in the correct
mode on the next update.

Change-Id: I805c53fee55fea69fa3363fea0609858cc88f2d3
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Tim Crawford
36c44fb448 mb/system76: TGL-H: Disable D3cold for TCSS 
Change-Id: Ib4362783546aa01f0f8f5baaad817ee76be9c39c
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:33 -06:00
Jeremy Soller
7bcc106226 mb/system76/lemp9: Fix TPM error message 
Change-Id: Id5456c0d6abee6d79761fae0bed78cc6def351f3
 2022-07-09 19:40:33 -06:00
Jeremy Soller
4cb1593c16 mb/system76: select TPM_RDRESP_NEED_DELAY 
Change-Id: I7909b05e9203ce9ad07c8e87a847bc46cf281b34
 2022-07-09 19:40:33 -06:00
Jeremy Soller
0d96fb33b9 soc/intel: Add Cometlake-H/S Q0 (10+2) CPU 
Change-Id: Id1da42aa93ab3440ae743d943a00713b7df3f453
 2022-07-09 19:40:32 -06:00
Jeremy Soller
f14f41e814 intel/block/pcie/rtd3: Also implement _PR3 
Change-Id: Id7f4373989dffe8c3bc68a034f59a94d2160dd15
Signed-off-by: Jeremy Soller <jeremy@system76.com>
 2022-07-09 19:40:32 -06:00
Jeremy Soller
0e0b593e2a intel/block/pcie/rtd3: ACPI debug messages 
Change-Id: Icc4a882ff73f62a134b92f1afb0dc298ea809189
 2022-07-09 19:40:32 -06:00
Jeremy Soller
98513ad676 soc/intel/tigerlake: Remove write to IOP TCSS_IN_D3 
Change-Id: Ibbf6b5e0bf627536d10c8dee2f632e66da427151
Signed-off-by: Jeremy Soller <jeremy@system76.com>
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:32 -06:00
Tim Crawford
c111e46659 mb/system76/*: Enable dGPUs 
Change-Id: Ib5bab02801407c8bf05e6028bf8f9fa7ccc5ecd0
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:40:30 -06:00
Tim Crawford
98b27e93ff drivers/gfx/nvidia: Add driver for NVIDIA Optimus 
Add a driver for systems with NVIDIA Optimus (hybrid) graphics using
GC6 3.0. The driver provides ACPI support for dynamically powering on
and off the GPU, and a function for enabling the GPU power in romstage.

Tested on system76/gaze15.

Change-Id: I2dec7aa2c8db7994f78a7cc1220502676e248465
Signed-off-by: Jeremy Soller <jeremy@system76.com>
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:39:10 -06:00
Tim Crawford
fd7e5f888b mb/system76/*: Apply custom backlight levels 
Change-Id: Ibea37f19acca0d718211fc41706019a92a240c70
Signed-off-by: Tim Crawford <tcrawford@system76.com>
 2022-07-09 19:39:09 -06:00
Tim Crawford
9c1f72a500 submodules: Use absolute paths 
Signed-off-by: Tim Crawford <tcrawford@system76.com>
Change-Id: If03415f80a6028e263e76a9e3cc10df0cde5cc3c
 2022-07-09 19:39:09 -06:00
Elyes Haouas
14976dbed0 include/acpi/acpi.h: Drop non-existing update_ssdt() 
Change-Id: Ie8535d97e883d3fed9414fb5ba65a0797b989c0d
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62121
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
 2022-02-18 17:13:23 +00:00
Elyes Haouas
61c9440888 include/acpi/acpi.h: Drop non-existing update_ssdtx() 
Change-Id: I2fd8470ed2b8e8f00de4ba64258aac1db52744c1
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62120
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
 2022-02-18 17:13:08 +00:00
Subrata Banik
ef47212bf8 mb/google/brya/var/{redrix, redrix4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I61f8f39ce7651d499756f4975840f32f89b04ca7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61829
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
 2022-02-18 15:24:23 +00:00
John Su
41994fee94 mb/google/brya/var/felwinter: Update DPTF parameters for Felwinter 
Follow thermal team design to remove TSR3 sensor and update thermal
table for next build. The DPTF parameters were verified by thermal
team.

BUG=b:219690502
BRANCH=brya
TEST=emerge-brya coreboot chromeos-bootimage

Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Change-Id: I0e34fabe546b6eabb3d3adad583668a15a1d908b
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62005
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
 2022-02-18 14:57:44 +00:00
Shon Wang
d91a6842bf mb/google/brya/var/vell: Correct MIPI camera info 
The CIO2 port was incorrectly set to 2, while the correct port is 1

BUG=b:210801553
TEST=Build and boot on vell, camera works correctly now

Change-Id: I53d8448ed0e12777456af9b0bc65a04595b47e37
Signed-off-by: Shon Wang <shon.wang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61946
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:57:27 +00:00
Subrata Banik
d1275fb886 mb/google/brya/var/volmar: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I1e0b51ee4db73bdff79365d4954a3245a430f140
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62051
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:56:55 +00:00
Subrata Banik
5b0ce06d3d mb/google/brya/var/vell: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I9e4837489d90c2edd7deaa2af0533085f1ff5ae6
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62049
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:56:45 +00:00
Subrata Banik
d55a08242b mb/google/brya/var/taniks: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Id44213c7dd4d0df97a6c57d7f1b9d950baaf0e1e
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62047
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:56:33 +00:00
Subrata Banik
f04faa149f mb/google/brya/var/{taeko, taeko4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ie304b08b0b1bbad5547a0169ea8056d703141391
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61830
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:56:15 +00:00
Subrata Banik
b6d522f6c7 mb/google/brya/var/{primus, primus4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I1a4bc1aae8e815b882a607432e40caf1066453b2
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61828
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:55:11 +00:00
Subrata Banik
bf265b456b mb/google/brya/var/kano: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I07cef3b619991afb6337c38a631ee159677d30a4
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61826
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:59 +00:00
Subrata Banik
11fb6a87d7 mb/google/brya/var/{gimble, gimble4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I0274f03926d97fc543b98f3fb961580283202806
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61825
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:52 +00:00
Subrata Banik
159db81b64 mb/google/brya/var/felwinter: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I33e4501fd689d642682891c7f5bc9cb7ca5e331c
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61824
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:43 +00:00
Subrata Banik
d2133c2ebf mb/google/brya/var/{brya0, brya4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I1940246fd88db29054f85c43672adc97dc90fa04
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61823
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:27 +00:00
Subrata Banik
08ec66dd12 mb/google/brya/var/{anahera, anahera4es}: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I3d8a8a7e2b1e490726986139014cdfcf1271c64b
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61805
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:17 +00:00
Subrata Banik
a55e5b7739 mb/google/brya/var/agah: Use ACPI _PLD macro 
This patch uses ACPI _PLD macros for USB Type A and C ports.

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Idb8f30b2d1069aea1d5ce7c5dda7f99de33a7c26
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61803
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
 2022-02-18 14:54:07 +00:00
Subrata Banik
b832955161 acpi: Use ACPI macros to configure USB port _PLD object 
This patch adds two ACPI macros for USB port A and C _PLD object
configuration as:
1. ACPI_PLD_TYPE_A
2. ACPI_PLD_TYPE_C

The configurable parameters are
- Panel, Port is exposed on which face of a panel.
- Horizontal, Horizontal position on the panel where the device
               connection point resides.
- Group
   - Token, Unique numerical value identifying a group.
   - Position, Identifies this device connection point’s position
                 in the group (i.e. 1st, 2nd).

BUG=b:216490477
TEST=emerge-brya coreboot

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: I245b17019b6d3c5e380c16cb3c9f4edc4dd10cc6
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61801
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
 2022-02-18 14:53:49 +00:00
Subrata Banik
cb6e4926e7 mb/google/brya/var/volmar: Fix PLD group order 
In ec/google/chromeec: Add PLD to EC conn in ACPI table
(667471b8d8), PLD is added to ACPI table.

This patch ensures USB _PLD group numbers are appear in order.

BUG=b:216490477
TEST=build coreboot and system boot into OS.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Iddf0727a538f2063cfabbec1f900c488331f33c1
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62035
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
 2022-02-18 14:53:27 +00:00
Subrata Banik
b29d128023 mb/google/brya/var/vell: Fix PLD group order 
In ec/google/chromeec: Add PLD to EC conn in ACPI table
(667471b8d8), PLD is added to ACPI table.

This patch ensures USB _PLD group numbers are appear in order.

BUG=b:216490477
TEST=build coreboot and system boot into OS.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ib0d1be34775c5eacf6cd9b0ec400bd42a93c59e9
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62034
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
 2022-02-18 14:53:18 +00:00
Subrata Banik
df533e6911 mb/google/brya/var/taniks: Fix PLD group order 
In ec/google/chromeec: Add PLD to EC conn in ACPI table
(667471b8d8), PLD is added to ACPI table.

This patch ensures USB _PLD group numbers are appear in order.

BUG=b:216490477
TEST=build coreboot and system boot into OS.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ia9bc235c257abce2a3cd63cfd1b17ac356267d8a
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62033
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
 2022-02-18 14:53:07 +00:00
Subrata Banik
0724ab1335 mb/google/brya/var/taeko4es: Fix PLD group order 
In ec/google/chromeec: Add PLD to EC conn in ACPI table
(667471b8d8), PLD is added to ACPI table.

This patch ensures USB _PLD group numbers are appear in order.

BUG=b:216490477
TEST=build coreboot and system boot into OS.

Signed-off-by: Subrata Banik <subratabanik@google.com>
Change-Id: Ic3fbf307bfa42bd377c8f23c1837a6d15cb378e7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62032
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
 2022-02-18 14:52:58 +00:00