Files
system76-coreboot/Documentation/mainboard/hp/8560w.md
Felix Singer 37c8c85b30 documentation: Fix evaluation of reStructuredText
eval_rst isn't a valid directive. Use eval-rst instead. Also, add curly
braces where necessary since the MyST parser requires them.

Change-Id: I68337354e9bd4de4b2c29d4e42c3bb22337fbe06
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83117
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Nicholas Chin <nic.c3.14@gmail.com>
2024-06-19 17:43:06 +00:00

2.6 KiB

HP EliteBook 8560w

This page describes how to run coreboot on the HP EliteBook 8560w.

Required proprietary blobs

Flashing instructions

When running vendor firmware, external flashing is needed.

HP EliteBook 8560w has an 8MiB SOIC-8 flash chip on the bottom of the mainboard. You just need to remove the service cover, and use an SOIC-8 clip to read and flash the chip.

8560w_chip_location

+---------------------+------------+
| Type                | Value      |
+=====================+============+
| Socketed flash      | no         |
+---------------------+------------+
| Model               | MX25L6406E |
+---------------------+------------+
| Size                | 8 MiB      |
+---------------------+------------+
| Package             | SOIC-8     |
+---------------------+------------+
| Write protection    | no         |
+---------------------+------------+
| Dual BIOS feature   | no         |
+---------------------+------------+
| In circuit flashing | yes        |
+---------------------+------------+
| Internal flashing   | yes        |
+---------------------+------------+

Working

  • i7-2720QM, 8G+8G
  • Arch Linux boot from SeaBIOS payload
  • EHCI debug: the port is beside the eSATA port
  • SATA
  • eSATA
  • USB2 and USB3
  • keyboard
  • Gigabit Ethernet
  • WLAN
  • WWAN
  • VGA and DisplayPort
  • audio
  • EC ACPI
  • Using me_cleaner
  • dock: PS/2 keyboard, USB, DisplayPort
  • TPM
  • S3 suspend/resume

Technology

+------------------+--------------------------------------------------+
| Northbridge      | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
| Southbridge      | bd82x6x                                          |
+------------------+--------------------------------------------------+
| CPU              | model_206ax                                      |
+------------------+--------------------------------------------------+
| Super I/O        | SMSC LPC47n217                                   |
+------------------+--------------------------------------------------+
| EC               | SMSC KBC1126                                     |
+------------------+--------------------------------------------------+
| Coprocessor      | Intel Management Engine                          |
+------------------+--------------------------------------------------+