Files

Iru Cai 56ed345b5e mb/hp: Add Elitebook 8560w as an HP Sandy/Ivy Bridge laptop variant

The components listed in the documentation work in this port.
The MXM structure of the vendor firmware is added, which is
used by the VGA option ROM with int15h functions.

Change-Id: I15181792b1efa45a2a94d78e43c6257da1acf950
Signed-off-by: Iru Cai <mytbk920423@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39398
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>

2024-06-15 08:35:27 +00:00

2.6 KiB

Raw Blame History

HP EliteBook 8560w

This page describes how to run coreboot on the HP EliteBook 8560w.

Required proprietary blobs

Intel Firmware Descriptor, ME and GbE firmware
EC: please read HP Laptops with KBC1126 Embedded Controller

Flashing instructions

When running vendor firmware, external flashing is needed.

HP EliteBook 8560w has an 8MiB SOIC-8 flash chip on the bottom of the mainboard. You just need to remove the service cover, and use an SOIC-8 clip to read and flash the chip.

+---------------------+------------+
| Type                | Value      |
+=====================+============+
| Socketed flash      | no         |
+---------------------+------------+
| Model               | MX25L6406E |
+---------------------+------------+
| Size                | 8 MiB      |
+---------------------+------------+
| Package             | SOIC-8     |
+---------------------+------------+
| Write protection    | no         |
+---------------------+------------+
| Dual BIOS feature   | no         |
+---------------------+------------+
| In circuit flashing | yes        |
+---------------------+------------+
| Internal flashing   | yes        |
+---------------------+------------+

Working

i7-2720QM, 8G+8G
Arch Linux boot from SeaBIOS payload
EHCI debug: the port is beside the eSATA port
SATA
eSATA
USB2 and USB3
keyboard
Gigabit Ethernet
WLAN
WWAN
VGA and DisplayPort
audio
EC ACPI
Using me_cleaner
dock: PS/2 keyboard, USB, DisplayPort
TPM
S3 suspend/resume

Technology

+------------------+--------------------------------------------------+
| Northbridge      | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
| Southbridge      | bd82x6x                                          |
+------------------+--------------------------------------------------+
| CPU              | model_206ax                                      |
+------------------+--------------------------------------------------+
| Super I/O        | SMSC LPC47n217                                   |
+------------------+--------------------------------------------------+
| EC               | SMSC KBC1126                                     |
+------------------+--------------------------------------------------+
| Coprocessor      | Intel Management Engine                          |
+------------------+--------------------------------------------------+

2.6 KiB Raw Blame History