75a3d1fb7c
Previously, all romstages for this northbridge family would compile via 1 single C file with everything included into the romstage.c file (!) This patch separates the build into separate .o modules and links them accordingly. Currently compiles and links all fam10 roms without breaking other roms. Both DDR2 and DDR3 have been completed TESTED on REACTS: passes all boot tests for 2 boards ASUS KGPE-D16 ASUS KFSN4-DRE Some extra changes were required to make it compile otherwise there were unused functions in included "c" files. This is because I needed to exchange CIMX for the native southbridge routines. See in particular: advansus/a785e-i asus/m5a88-v avalue/eax-785e A followup patch may be required to fix the above boards. See FIXME, XXX tags Change-Id: Id0f9849578fd0f8b1eab83aed910902c27354426 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/17625 Tested-by: build bot (Jenkins) Tested-by: Raptor Engineering Automated Test Stand <noreply@raptorengineeringinc.com> Reviewed-by: Timothy Pearson <tpearson@raptorengineering.com>
35 lines
1.3 KiB
Makefile
35 lines
1.3 KiB
Makefile
ifeq ($(CONFIG_NORTHBRIDGE_AMD_AMDFAM10),y)
|
|
|
|
subdirs-y += ../amdht
|
|
subdirs-y += ../amdmct/wrappers
|
|
subdirs-$(CONFIG_DIMM_DDR3) += ../amdmct/mct_ddr3
|
|
subdirs-$(CONFIG_DIMM_DDR2) += ../amdmct/mct
|
|
|
|
# Generic ROMSTAGE stuff
|
|
romstage-y += reset_test.c debug.c setup_resource_map.c raminit_sysinfo_in_ram.c
|
|
romstage-y += raminit_amdmct.c pci.c early_ht.c amdfam10_util.c
|
|
|
|
# RAMSTAGE
|
|
ramstage-y += northbridge.c misc_control.c link_control.c nb_control.c
|
|
ramstage-y += amdfam10_util.c ht_config.c get_pci1234.c
|
|
ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
|
|
|
|
# Enable this if you want to check the values of the PCI routing registers.
|
|
# Call show_all_routes() anywhere amdfam10.h is included.
|
|
#ramstage-y += util.c
|
|
|
|
# Reserve 2x CONFIG_S3_DATA_SIZE to allow for random file placement
|
|
# (not respecting erase sector boundaries) within CBFS
|
|
$(obj)/coreboot_s3nv.rom: $(obj)/config.h
|
|
echo " S3 NVRAM $(CONFIG_S3_DATA_POS) (S3 storage area)"
|
|
# force C locale, so cygwin awk doesn't try to interpret the 0xff below as UTF-8 (or worse)
|
|
printf %d $(CONFIG_S3_DATA_SIZE) | LC_ALL=C awk '{for (i=0; i<$$1*2; i++) {printf "%c", 255}}' > $@.tmp
|
|
mv $@.tmp $@
|
|
|
|
cbfs-files-$(CONFIG_HAVE_ACPI_RESUME) += s3nv
|
|
s3nv-file := $(obj)/coreboot_s3nv.rom
|
|
s3nv-align := $(CONFIG_S3_DATA_SIZE)
|
|
s3nv-type := raw
|
|
|
|
endif
|