system76-coreboot

Go to file

Ronald G. Minnich 88fb1a6c37 set up interrupt values for the southbridge, and add a function to

manage them. Make pci_level_irq global. Add value settings for OLPC
rev_a board. Comment out no-longer-needed code in olpc mainboard.c 
-- it is replaced by the settings in Config.lb, and the support
in cs5536.c


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2328 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1

2006-06-22 04:37:27 +00:00

documentation

Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-5

2005-07-06 16:49:07 +00:00

HOWTO

EPIA-M fixup

2005-11-22 00:07:02 +00:00

src

set up interrupt values for the southbridge, and add a function to

2006-06-22 04:37:27 +00:00

targets

add a 1M target for big roms