Files
system76-coreboot/src/soc/amd/cezanne/bootblock.c
Felix Held 21bc2ca5d5 soc/amd/cezanne,picasso: factor out common early non-car cache setup
This implementation is the same for all SoC that select
SOC_AMD_COMMON_BLOCK_NONCAR, so factor it out to the common AMD non-CAR
CPU support code folder.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I53528f0bb75e9d945740ad5065c75e7de7b5878f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61257
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2022-01-20 22:28:50 +00:00

51 lines
1.1 KiB
C

/* SPDX-License-Identifier: GPL-2.0-only */
#include <amdblocks/amd_pci_mmconf.h>
#include <amdblocks/cpu.h>
#include <bootblock_common.h>
#include <console/console.h>
#include <cpu/x86/tsc.h>
#include <soc/southbridge.h>
#include <soc/psp_transfer.h>
#include <stdint.h>
asmlinkage void bootblock_c_entry(uint64_t base_timestamp)
{
early_cache_setup();
write_resume_eip();
enable_pci_mmconf();
/*
* base_timestamp is raw tsc value. We need to divide by tsc_freq_mhz
* to get micro-seconds granularity.
*/
base_timestamp /= tsc_freq_mhz();
if (CONFIG(VBOOT_STARTS_BEFORE_BOOTBLOCK))
boot_with_psp_timestamp(base_timestamp);
/*
* if VBOOT_STARTS_BEFORE_BOOTBLOCK is not selected or
* previous step did nothing, proceed with normal bootblock main.
*/
bootblock_main_with_basetime(base_timestamp);
}
void bootblock_soc_early_init(void)
{
fch_pre_init();
}
void bootblock_soc_init(void)
{
u32 val = cpuid_eax(1);
printk(BIOS_DEBUG, "Family_Model: %08x\n", val);
if (CONFIG(VBOOT_STARTS_BEFORE_BOOTBLOCK)) {
verify_psp_transfer_buf();
show_psp_transfer_info();
}
fch_early_init();
}