c4e90454f4
Branding changes to unify and update Chrome OS to ChromeOS (removing the space). This CL also includes changing Chromium OS to ChromiumOS as well. BUG=None TEST=N/A Change-Id: I39af9f1069b62747dbfeebdd62d85fabfa655dcd Signed-off-by: Jon Murphy <jpmurphy@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/65479 Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
52 lines
1.1 KiB
Plaintext
52 lines
1.1 KiB
Plaintext
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
#include <acpi/acpi.h>
|
|
#include <variant/ec.h>
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
ACPI_DSDT_REV_2,
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x20110725 // OEM revision
|
|
)
|
|
{
|
|
#include <acpi/dsdt_top.asl>
|
|
#include <soc/intel/common/acpi/platform.asl>
|
|
|
|
/* global NVS and variables */
|
|
#include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
|
|
|
|
/* CPU */
|
|
#include <cpu/intel/common/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
#if CONFIG(HAVE_WWAN_POWER_SEQUENCE)
|
|
#include "wwan_power.asl"
|
|
#endif
|
|
Device (PCI0)
|
|
{
|
|
#include <soc/intel/common/block/acpi/acpi/northbridge.asl>
|
|
#include <soc/intel/alderlake/acpi/southbridge.asl>
|
|
#include <soc/intel/alderlake/acpi/tcss.asl>
|
|
}
|
|
}
|
|
|
|
/* Chipset specific sleep states */
|
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
|
|
|
/* ChromeOS Embedded Controller */
|
|
Scope (\_SB.PCI0.LPCB)
|
|
{
|
|
/* ACPI code for EC SuperIO functions */
|
|
#include <ec/google/chromeec/acpi/superio.asl>
|
|
/* ACPI code for EC functions */
|
|
#include <ec/google/chromeec/acpi/ec.asl>
|
|
}
|
|
|
|
#if CONFIG(INCLUDE_NVIDIA_GPU_ASL)
|
|
#include "acpi/gpu_top.asl"
|
|
#endif
|
|
}
|