Fixes: b159d5ba8f ("riscv: add documentation for stages and payloads") Change-Id: I5ca8ed094c9b6d115da707375205872e782a66b2 Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-on: https://review.coreboot.org/28991 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
9 lines
174 B
Markdown
9 lines
174 B
Markdown
# Architecture-specific documentation
|
|
|
|
This section contains documentation about coreboot on specific CPU
|
|
architectures.
|
|
|
|
## RISC-V
|
|
|
|
- [RISC-V documentation](riscv/index.md)
|