ArmLib/ArmV7: Add ISB to ArmEnableVFP
ArmEnableVFP could crash on an out-of-order CPU. Adding an instruction barrier after writing to CPACR cures the problem. Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org> Reviewed-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@13134 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
@@ -88,6 +88,7 @@ ASM_PFX(CPSRRead):
|
||||
|
||||
ASM_PFX(ArmWriteCPACR):
|
||||
mcr p15, 0, r0, c1, c0, 2
|
||||
isb
|
||||
bx lr
|
||||
|
||||
ASM_PFX(ArmWriteAuxCr):
|
||||
|
Reference in New Issue
Block a user