9344f09215
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
40 lines
1.1 KiB
ArmAsm
40 lines
1.1 KiB
ArmAsm
#------------------------------------------------------------------------------
|
|
#
|
|
# GetInterruptState() function for AArch64
|
|
#
|
|
# Copyright (c) 2006 - 2009, Intel Corporation. All rights reserved.<BR>
|
|
# Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
|
# Portions copyright (c) 2011 - 2013, ARM Ltd. All rights reserved.<BR>
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
#
|
|
#------------------------------------------------------------------------------
|
|
|
|
.text
|
|
.p2align 2
|
|
GCC_ASM_EXPORT(GetInterruptState)
|
|
|
|
.set DAIF_RD_IRQ_BIT, (1 << 7)
|
|
|
|
#/**
|
|
# Retrieves the current CPU interrupt state.
|
|
#
|
|
# Returns TRUE is interrupts are currently enabled. Otherwise
|
|
# returns FALSE.
|
|
#
|
|
# @retval TRUE CPU interrupts are enabled.
|
|
# @retval FALSE CPU interrupts are disabled.
|
|
#
|
|
#**/
|
|
#
|
|
#BOOLEAN
|
|
#EFIAPI
|
|
#GetInterruptState (
|
|
# VOID
|
|
# );
|
|
#
|
|
ASM_PFX(GetInterruptState):
|
|
mrs x0, daif
|
|
tst x0, #DAIF_RD_IRQ_BIT // Check IRQ mask; set Z=1 if clear/unmasked
|
|
cset w0, eq // if Z=1 (eq) return 1, else 0
|
|
ret
|