0acd869796
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Eric Dong <eric.dong@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com>
106 lines
2.5 KiB
NASM
106 lines
2.5 KiB
NASM
;------------------------------------------------------------------------------
|
|
; @file
|
|
; Main routine of the pre-SEC code up through the jump into SEC
|
|
;
|
|
; Copyright (c) 2008 - 2009, Intel Corporation. All rights reserved.<BR>
|
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
;
|
|
;------------------------------------------------------------------------------
|
|
|
|
|
|
BITS 16
|
|
|
|
;
|
|
; Modified: EBX, ECX, EDX, EBP
|
|
;
|
|
; @param[in,out] RAX/EAX Initial value of the EAX register
|
|
; (BIST: Built-in Self Test)
|
|
; @param[in,out] DI 'BP': boot-strap processor, or
|
|
; 'AP': application processor
|
|
; @param[out] RBP/EBP Address of Boot Firmware Volume (BFV)
|
|
; @param[out] DS Selector allowing flat access to all addresses
|
|
; @param[out] ES Selector allowing flat access to all addresses
|
|
; @param[out] FS Selector allowing flat access to all addresses
|
|
; @param[out] GS Selector allowing flat access to all addresses
|
|
; @param[out] SS Selector allowing flat access to all addresses
|
|
;
|
|
; @return None This routine jumps to SEC and does not return
|
|
;
|
|
Main16:
|
|
OneTimeCall EarlyInit16
|
|
|
|
;
|
|
; Transition the processor from 16-bit real mode to 32-bit flat mode
|
|
;
|
|
OneTimeCall TransitionFromReal16To32BitFlat
|
|
|
|
BITS 32
|
|
|
|
;
|
|
; Search for the Boot Firmware Volume (BFV)
|
|
;
|
|
OneTimeCall Flat32SearchForBfvBase
|
|
|
|
;
|
|
; EBP - Start of BFV
|
|
;
|
|
|
|
;
|
|
; Search for the SEC entry point
|
|
;
|
|
OneTimeCall Flat32SearchForSecEntryPoint
|
|
|
|
;
|
|
; ESI - SEC Core entry point
|
|
; EBP - Start of BFV
|
|
;
|
|
|
|
%ifdef ARCH_IA32
|
|
|
|
;
|
|
; Restore initial EAX value into the EAX register
|
|
;
|
|
mov eax, esp
|
|
|
|
;
|
|
; Jump to the 32-bit SEC entry point
|
|
;
|
|
jmp esi
|
|
|
|
%else
|
|
|
|
;
|
|
; Transition the processor from 32-bit flat mode to 64-bit flat mode
|
|
;
|
|
OneTimeCall Transition32FlatTo64Flat
|
|
|
|
BITS 64
|
|
|
|
;
|
|
; Some values were calculated in 32-bit mode. Make sure the upper
|
|
; 32-bits of 64-bit registers are zero for these values.
|
|
;
|
|
mov rax, 0x00000000ffffffff
|
|
and rsi, rax
|
|
and rbp, rax
|
|
and rsp, rax
|
|
|
|
;
|
|
; RSI - SEC Core entry point
|
|
; RBP - Start of BFV
|
|
;
|
|
|
|
;
|
|
; Restore initial EAX value into the RAX register
|
|
;
|
|
mov rax, rsp
|
|
|
|
;
|
|
; Jump to the 64-bit SEC entry point
|
|
;
|
|
jmp rsi
|
|
|
|
%endif
|
|
|
|
|