https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
		
			
				
	
	
		
			60 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			NASM
		
	
	
	
	
	
			
		
		
	
	
			60 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			NASM
		
	
	
	
	
	
| ;------------------------------------------------------------------------------
 | |
| ;
 | |
| ; Copyright (c) 2006, Intel Corporation. All rights reserved.<BR>
 | |
| ; SPDX-License-Identifier: BSD-2-Clause-Patent
 | |
| ;
 | |
| ; Module Name:
 | |
| ;
 | |
| ;   EnablePaging64.Asm
 | |
| ;
 | |
| ; Abstract:
 | |
| ;
 | |
| ;   AsmEnablePaging64 function
 | |
| ;
 | |
| ; Notes:
 | |
| ;
 | |
| ;------------------------------------------------------------------------------
 | |
| 
 | |
|     SECTION .text
 | |
| 
 | |
| ;------------------------------------------------------------------------------
 | |
| ; VOID
 | |
| ; EFIAPI
 | |
| ; InternalX86EnablePaging64 (
 | |
| ;   IN      UINT16                    Cs,
 | |
| ;   IN      UINT64                    EntryPoint,
 | |
| ;   IN      UINT64                    Context1,  OPTIONAL
 | |
| ;   IN      UINT64                    Context2,  OPTIONAL
 | |
| ;   IN      UINT64                    NewStack
 | |
| ;   );
 | |
| ;------------------------------------------------------------------------------
 | |
| global ASM_PFX(InternalX86EnablePaging64)
 | |
| ASM_PFX(InternalX86EnablePaging64):
 | |
|     cli
 | |
|     mov     DWORD [esp], .0         ; offset for far retf, seg is the 1st arg
 | |
|     mov     eax, cr4
 | |
|     or      al, (1 << 5)
 | |
|     mov     cr4, eax                    ; enable PAE
 | |
|     mov     ecx, 0xc0000080
 | |
|     rdmsr
 | |
|     or      ah, 1                       ; set LME
 | |
|     wrmsr
 | |
|     mov     eax, cr0
 | |
|     bts     eax, 31                     ; set PG
 | |
|     mov     cr0, eax                    ; enable paging
 | |
|     retf                                ; topmost 2 dwords hold the address
 | |
| .0:
 | |
|     DB      0x67, 0x48                    ; 32-bit address size, 64-bit operand size
 | |
|     mov     ebx, [esp]                  ; mov rbx, [esp]
 | |
|     DB      0x67, 0x48
 | |
|     mov     ecx, [esp + 8]              ; mov rcx, [esp + 8]
 | |
|     DB      0x67, 0x48
 | |
|     mov     edx, [esp + 0x10]            ; mov rdx, [esp + 10h]
 | |
|     DB      0x67, 0x48
 | |
|     mov     esp, [esp + 0x18]            ; mov rsp, [esp + 18h]
 | |
|     DB      0x48
 | |
|     add     esp, -0x20                   ; add rsp, -20h
 | |
|     call    ebx                         ; call rbx
 | |
|     hlt                                 ; no one should get here
 | |
| 
 |