The patch moves all files under UefiCpuPkg/Include/Register/ to MdePkg/Include/Register using following detailed approaches: 1. Move UefiCpuPkg/Include/Register/Amd/ to MdePkg/Include/Register/Amd folder. 2. Move remaining in UefiCpuPkg/Include/Register/ to MdePkg/Include/Register/Intel folder. 3. Create wrapper header files under UefiCpuPkg/Include/Register/ to include the accordingly files in MdePkg/Include/Register/Intel. This is to avoid build break because code in other repos like edk2-platform includes the file from UefiCpuPkg. The wrapper header files will be removed after all consumers code is updated. Signed-off-by: Ray Ni <ray.ni@intel.com> Reviewed-by: Eric Dong <eric.dong@intel.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Liming Gao <liming.gao@intel.com> Signed-off-by: Eric Dong <eric.dong@intel.com>
57 lines
1.3 KiB
C
57 lines
1.3 KiB
C
/** @file
|
|
MSR Definitions.
|
|
|
|
Provides defines for Machine Specific Registers(MSR) indexes. Data structures
|
|
are provided for MSRs that contain one or more bit fields. If the MSR value
|
|
returned is a single 32-bit or 64-bit value, then a data structure is not
|
|
provided for that MSR.
|
|
|
|
Copyright (c) 2017, Advanced Micro Devices. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
@par Specification Reference:
|
|
AMD64 Architecture Programming Manaul volume 2, March 2017, Sections 15.34
|
|
|
|
**/
|
|
|
|
#ifndef __FAM17_MSR_H__
|
|
#define __FAM17_MSR_H__
|
|
|
|
/**
|
|
Secure Encrypted Virtualization (SEV) status register
|
|
|
|
**/
|
|
#define MSR_SEV_STATUS 0xc0010131
|
|
|
|
/**
|
|
MSR information returned for #MSR_SEV_STATUS
|
|
**/
|
|
typedef union {
|
|
///
|
|
/// Individual bit fields
|
|
///
|
|
struct {
|
|
///
|
|
/// [Bit 0] Secure Encrypted Virtualization (Sev) is enabled
|
|
///
|
|
UINT32 SevBit:1;
|
|
|
|
///
|
|
/// [Bit 1] Secure Encrypted Virtualization Encrypted State (SevEs) is enabled
|
|
///
|
|
UINT32 SevEsBit:1;
|
|
|
|
UINT32 Reserved:30;
|
|
} Bits;
|
|
///
|
|
/// All bit fields as a 32-bit value
|
|
///
|
|
UINT32 Uint32;
|
|
///
|
|
/// All bit fields as a 64-bit value
|
|
///
|
|
UINT64 Uint64;
|
|
} MSR_SEV_STATUS_REGISTER;
|
|
|
|
#endif
|