Update coreboot, ec, and configs
This commit is contained in:
2
coreboot
2
coreboot
Submodule coreboot updated: d206f606e1...6d1cc1ca1d
2
ec
2
ec
Submodule ec updated: 1f556633b0...ecaf6079f8
@@ -249,7 +249,9 @@ CONFIG_UART_PCI_ADDR=0x0
|
|||||||
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=4
|
CONFIG_CPU_INTEL_NUM_FIT_ENTRIES=4
|
||||||
CONFIG_SOC_INTEL_TIGERLAKE=y
|
CONFIG_SOC_INTEL_TIGERLAKE=y
|
||||||
CONFIG_CHIPSET_DEVICETREE="soc/intel/tigerlake/chipset.cb"
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/tigerlake/chipset.cb"
|
||||||
|
CONFIG_VBT_DATA_SIZE_KB=9
|
||||||
CONFIG_SOC_INTEL_TIGERLAKE_DEBUG_CONSENT=0
|
CONFIG_SOC_INTEL_TIGERLAKE_DEBUG_CONSENT=0
|
||||||
|
# CONFIG_EARLY_TCSS_DISPLAY is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
CONFIG_SOC_INTEL_COMMON=y
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
@@ -263,9 +265,11 @@ CONFIG_SOC_INTEL_COMMON_BLOCK_CNVI=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CPU_MPINIT=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_CAR=y
|
||||||
CONFIG_INTEL_CAR_NEM=y
|
# CONFIG_INTEL_CAR_NEM is not set
|
||||||
# CONFIG_INTEL_CAR_CQOS is not set
|
# CONFIG_INTEL_CAR_CQOS is not set
|
||||||
# CONFIG_INTEL_CAR_NEM_ENHANCED is not set
|
CONFIG_INTEL_CAR_NEM_ENHANCED=y
|
||||||
|
CONFIG_USE_CAR_NEM_ENHANCED_V1=y
|
||||||
|
CONFIG_COS_MAPPED_TO_MSB=y
|
||||||
CONFIG_USE_INTEL_FSP_TO_CALL_COREBOOT_PUBLISH_MP_PPI=y
|
CONFIG_USE_INTEL_FSP_TO_CALL_COREBOOT_PUBLISH_MP_PPI=y
|
||||||
# CONFIG_INTEL_TME is not set
|
# CONFIG_INTEL_TME is not set
|
||||||
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
CONFIG_CPU_SUPPORTS_PM_TIMER_EMULATION=y
|
||||||
@@ -278,7 +282,7 @@ CONFIG_FAST_SPI_DISABLE_WRITE_STATUS=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG=y
|
||||||
# CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL is not set
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL is not set
|
||||||
# CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_IOSTANDBY is not set
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_IOSTANDBY=y
|
||||||
# CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_MULTI_ACPI_DEVICES is not set
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_MULTI_ACPI_DEVICES is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_GRAPHICS=y
|
||||||
@@ -291,11 +295,14 @@ CONFIG_SOC_INTEL_COMMON_BLOCK_ITSS=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPC=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_LPSS=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE=y
|
||||||
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE_RTD3=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PCR=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_PMC=y
|
||||||
# CONFIG_PMC_INVALID_READ_AFTER_WRITE is not set
|
# CONFIG_PMC_INVALID_READ_AFTER_WRITE is not set
|
||||||
|
CONFIG_PMC_IPC_ACPI_INTERFACE=y
|
||||||
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
CONFIG_PMC_GLOBAL_RESET_ENABLE_LOCK=y
|
||||||
CONFIG_PMC_LOW_POWER_MODE_PROGRAM=y
|
CONFIG_PMC_LOW_POWER_MODE_PROGRAM=y
|
||||||
|
# CONFIG_PM_ACPI_TIMER_OPTIONAL is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_POWER_LIMIT=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_SATA=y
|
||||||
@@ -318,7 +325,7 @@ CONFIG_SA_PCIEX_LENGTH=0x10000000
|
|||||||
# CONFIG_SA_ENABLE_DPR is not set
|
# CONFIG_SA_ENABLE_DPR is not set
|
||||||
# CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL is not set
|
# CONFIG_SOC_INTEL_COMMON_BLOCK_THERMAL is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_TIMER=y
|
||||||
CONFIG_USE_LEGACY_8254_TIMER=y
|
# CONFIG_USE_LEGACY_8254_TIMER is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_UART=y
|
||||||
CONFIG_INTEL_LPSS_UART_FOR_CONSOLE=y
|
CONFIG_INTEL_LPSS_UART_FOR_CONSOLE=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_USB4=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_USB4=y
|
||||||
@@ -326,7 +333,7 @@ CONFIG_SOC_INTEL_COMMON_BLOCK_USB4_PCIE=y
|
|||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_USB4_XHCI=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_USB4_XHCI=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XDCI=y
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI=y
|
||||||
# CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG is not set
|
CONFIG_SOC_INTEL_COMMON_BLOCK_XHCI_ELOG=y
|
||||||
|
|
||||||
#
|
#
|
||||||
# Intel SoC Common PCH Code
|
# Intel SoC Common PCH Code
|
||||||
@@ -354,7 +361,6 @@ CONFIG_PAVP=y
|
|||||||
# CONFIG_SOC_QC_IPQ40XX is not set
|
# CONFIG_SOC_QC_IPQ40XX is not set
|
||||||
# CONFIG_SOC_QC_IPQ806X is not set
|
# CONFIG_SOC_QC_IPQ806X is not set
|
||||||
# CONFIG_SOC_QUALCOMM_QCS405 is not set
|
# CONFIG_SOC_QUALCOMM_QCS405 is not set
|
||||||
# CONFIG_SOC_QUALCOMM_SDM845 is not set
|
|
||||||
# CONFIG_SOC_ROCKCHIP_RK3288 is not set
|
# CONFIG_SOC_ROCKCHIP_RK3288 is not set
|
||||||
# CONFIG_SOC_ROCKCHIP_RK3399 is not set
|
# CONFIG_SOC_ROCKCHIP_RK3399 is not set
|
||||||
# CONFIG_CPU_SAMSUNG_EXYNOS5250 is not set
|
# CONFIG_CPU_SAMSUNG_EXYNOS5250 is not set
|
||||||
@@ -687,6 +693,7 @@ CONFIG_DRIVERS_USB_ACPI=y
|
|||||||
# CONFIG_DRIVERS_USB_PCI_XHCI is not set
|
# CONFIG_DRIVERS_USB_PCI_XHCI is not set
|
||||||
CONFIG_DRIVERS_WIFI_GENERIC=y
|
CONFIG_DRIVERS_WIFI_GENERIC=y
|
||||||
# CONFIG_USE_SAR is not set
|
# CONFIG_USE_SAR is not set
|
||||||
|
CONFIG_DRIVERS_INTEL_USB4_RETIMER=y
|
||||||
# CONFIG_COMMONLIB_STORAGE is not set
|
# CONFIG_COMMONLIB_STORAGE is not set
|
||||||
|
|
||||||
#
|
#
|
||||||
@@ -713,6 +720,7 @@ CONFIG_PLATFORM_HAS_DRAM_CLEAR=y
|
|||||||
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
# CONFIG_SECURITY_CLEAR_DRAM_ON_REGULAR_BOOT is not set
|
||||||
# CONFIG_INTEL_TXT is not set
|
# CONFIG_INTEL_TXT is not set
|
||||||
# CONFIG_STM is not set
|
# CONFIG_STM is not set
|
||||||
|
# CONFIG_INTEL_CBNT_SUPPORT is not set
|
||||||
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
CONFIG_BOOTMEDIA_LOCK_NONE=y
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
# CONFIG_BOOTMEDIA_LOCK_CONTROLLER is not set
|
||||||
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
# CONFIG_BOOTMEDIA_LOCK_CHIP is not set
|
||||||
@@ -755,9 +763,8 @@ CONFIG_DEFAULT_CONSOLE_LOGLEVEL=7
|
|||||||
CONFIG_POST_IO_PORT=0x80
|
CONFIG_POST_IO_PORT=0x80
|
||||||
# CONFIG_NO_EARLY_BOOTBLOCK_POSTCODES is not set
|
# CONFIG_NO_EARLY_BOOTBLOCK_POSTCODES is not set
|
||||||
CONFIG_HWBASE_DEBUG_CB=y
|
CONFIG_HWBASE_DEBUG_CB=y
|
||||||
CONFIG_HAVE_ACPI_RESUME=y
|
# CONFIG_HAVE_ACPI_RESUME is not set
|
||||||
# CONFIG_DISABLE_ACPI_HIBERNATE is not set
|
# CONFIG_DISABLE_ACPI_HIBERNATE is not set
|
||||||
CONFIG_RESUME_PATH_SAME_AS_BOOT=y
|
|
||||||
# CONFIG_NO_MONOTONIC_TIMER is not set
|
# CONFIG_NO_MONOTONIC_TIMER is not set
|
||||||
CONFIG_HAVE_MONOTONIC_TIMER=y
|
CONFIG_HAVE_MONOTONIC_TIMER=y
|
||||||
# CONFIG_TIMER_QUEUE is not set
|
# CONFIG_TIMER_QUEUE is not set
|
||||||
@@ -767,6 +774,7 @@ CONFIG_IOAPIC=y
|
|||||||
# CONFIG_USE_WATCHDOG_ON_BOOT is not set
|
# CONFIG_USE_WATCHDOG_ON_BOOT is not set
|
||||||
# CONFIG_GFXUMA is not set
|
# CONFIG_GFXUMA is not set
|
||||||
# CONFIG_ACPI_NHLT is not set
|
# CONFIG_ACPI_NHLT is not set
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
# System tables
|
# System tables
|
||||||
|
@@ -251,7 +251,7 @@ CONFIG_SOC_INTEL_TIGERLAKE=y
|
|||||||
CONFIG_CHIPSET_DEVICETREE="soc/intel/tigerlake/chipset.cb"
|
CONFIG_CHIPSET_DEVICETREE="soc/intel/tigerlake/chipset.cb"
|
||||||
CONFIG_VBT_DATA_SIZE_KB=9
|
CONFIG_VBT_DATA_SIZE_KB=9
|
||||||
CONFIG_SOC_INTEL_TIGERLAKE_DEBUG_CONSENT=0
|
CONFIG_SOC_INTEL_TIGERLAKE_DEBUG_CONSENT=0
|
||||||
CONFIG_EARLY_TCSS_DISPLAY=y
|
# CONFIG_EARLY_TCSS_DISPLAY is not set
|
||||||
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
CONFIG_SOC_INTEL_COMMON_BLOCK_P2SB=y
|
||||||
CONFIG_SOC_INTEL_COMMON=y
|
CONFIG_SOC_INTEL_COMMON=y
|
||||||
|
|
||||||
@@ -774,6 +774,7 @@ CONFIG_IOAPIC=y
|
|||||||
# CONFIG_USE_WATCHDOG_ON_BOOT is not set
|
# CONFIG_USE_WATCHDOG_ON_BOOT is not set
|
||||||
# CONFIG_GFXUMA is not set
|
# CONFIG_GFXUMA is not set
|
||||||
# CONFIG_ACPI_NHLT is not set
|
# CONFIG_ACPI_NHLT is not set
|
||||||
|
CONFIG_ACPI_LPIT=y
|
||||||
|
|
||||||
#
|
#
|
||||||
# System tables
|
# System tables
|
||||||
|
@@ -31,7 +31,6 @@ UEFIPAYLOAD="${BUILD}/UEFIPAYLOAD.fd"
|
|||||||
COREBOOT="${BUILD}/firmware.rom"
|
COREBOOT="${BUILD}/firmware.rom"
|
||||||
USB="${BUILD}/usb.img"
|
USB="${BUILD}/usb.img"
|
||||||
EDK2_ARGS=(
|
EDK2_ARGS=(
|
||||||
-D USE_HPET_TIMER=FALSE
|
|
||||||
-D SHELL_TYPE=NONE
|
-D SHELL_TYPE=NONE
|
||||||
-D SOURCE_DEBUG_ENABLE=FALSE
|
-D SOURCE_DEBUG_ENABLE=FALSE
|
||||||
)
|
)
|
||||||
|
Reference in New Issue
Block a user