Compare commits
24 Commits
Author | SHA1 | Date | |
---|---|---|---|
eb47c00f15 | |||
2b6ad396d6 | |||
4a08e71339 | |||
2ac41d8ef3 | |||
9e418a22ff | |||
9c111c2c9e | |||
b652dda776 | |||
7eeff75a5f | |||
b4bee5765e | |||
5002c9ad95 | |||
1cc79f251a | |||
a50ccb32cc | |||
a9e791c905 | |||
67e7019cf1 | |||
8f6d22b801 | |||
3de6462f61 | |||
1cfc7f4744 | |||
1636f5cfda | |||
9ef787dd5a | |||
16172c99d9 | |||
3edfa21e97 | |||
fe17aa2047 | |||
6dbf9ca5ca | |||
15016a0ccd |
27
CHANGELOG.md
27
CHANGELOG.md
@ -8,7 +8,34 @@ features apply to your model and firmware version, see the
|
||||
|
||||
## unreleased
|
||||
|
||||
- tgl: Updated Intel GOP driver to 17.0.1077
|
||||
- tgl: Updated VBT to 250
|
||||
- Updated Rust toolchain to nightly-2024-05-11
|
||||
- mtl: Updated FSP to D.0.A8.20
|
||||
- adl: Fixed USB 3.0 hubs in Type-C ports
|
||||
- rpl: Fixed USB 3.0 hubs in Type-C ports
|
||||
- Fixed touchpad in PS/2 mode
|
||||
- tgl: Updated CSME to 15.0.49.2573
|
||||
|
||||
## 2024-05-17
|
||||
|
||||
- lemp13-b: Added initial release of open firmware with System76 EC
|
||||
|
||||
## 2024-05-07
|
||||
|
||||
- darp10: Added initial release of open firmware with System76 EC
|
||||
- darp10-b: Added initial release of open firmware with System76 EC
|
||||
|
||||
## 2024-04-29
|
||||
|
||||
- Fixed CMOS options not working due to invalid checksum
|
||||
|
||||
## 2024-03-25
|
||||
|
||||
- lemp13: Added initial release of open firmware with System76 EC
|
||||
|
||||
## 2024-03-21
|
||||
|
||||
- oryp12: Added initial release of open firmware with System76 EC
|
||||
|
||||
## 2024-03-11
|
||||
|
2
Jenkinsfile
vendored
2
Jenkinsfile
vendored
@ -7,7 +7,7 @@
|
||||
// - Pipeline (https://plugins.jenkins.io/workflow-aggregator/)
|
||||
// - Slack Notification (https://plugins.jenkins.io/slack/)
|
||||
|
||||
def all_models = 'addw2 addw3 addw4 bonw14 bonw15 darp5 darp6 darp7 darp8 darp9 galp3-c galp4 galp5 galp6 galp7 gaze15 gaze16-3050 gaze16-3060 gaze16-3060-b gaze16-3050 gaze16-3060-b gaze17-3050 gaze17-3060-b gaze18 lemp9 lemp10 lemp11 lemp12 lemp13 oryp5 oryp6 oryp7 oryp8 oryp9 oryp10 oryp11 oryp12 serw13'
|
||||
def all_models = 'addw2 addw3 addw4 bonw14 bonw15 darp5 darp6 darp7 darp8 darp9 darp10 darp10-b galp3-c galp4 galp5 galp6 galp7 gaze15 gaze16-3050 gaze16-3060 gaze16-3060-b gaze16-3050 gaze16-3060-b gaze17-3050 gaze17-3060-b gaze18 lemp9 lemp10 lemp11 lemp12 lemp13 lemp13-b oryp5 oryp6 oryp7 oryp8 oryp9 oryp10 oryp11 oryp12 serw13'
|
||||
|
||||
void setBuildStatus(String state, String message) {
|
||||
// FIXME: https://www.jenkins.io/doc/book/pipeline/jenkinsfile/#string-interpolation
|
||||
|
Submodule apps/firmware-setup updated: 927aca9b42...33bf2f3d5e
Submodule apps/firmware-update updated: 3f848a1a15...83b2ceb31b
Submodule apps/gop-policy updated: 68052ac5ff...61a9e9fad2
@ -1,22 +0,0 @@
|
||||
# SPDX-License-Identifier: GPL-3.0-only
|
||||
|
||||
# Disable built-in rules and variables
|
||||
MAKEFLAGS += --no-builtin-rules --no-builtin-variables
|
||||
.SUFFIXES:
|
||||
|
||||
# Default to silent builds
|
||||
ifneq ($(VERBOSE),1)
|
||||
MAKEFLAGS += --silent
|
||||
.SILENT:
|
||||
endif
|
||||
|
||||
PODMAN := $(shell command -v podman)
|
||||
|
||||
CONTAINER_TAG := latest
|
||||
|
||||
.PHONY: firmware-open
|
||||
firmware-open:
|
||||
$(PODMAN) build \
|
||||
--tag system76/$@:$(CONTAINER_TAG) \
|
||||
--file Containerfile \
|
||||
$@
|
@ -1,166 +0,0 @@
|
||||
# Container for building System76 Open Firmware
|
||||
|
||||
ARG CONTAINER_IMAGE="docker.io/library/debian:12.5-slim"
|
||||
|
||||
ARG COREBOOT_REPO="https://github.com/coreboot/coreboot.git"
|
||||
ARG COREBOOT_COMMIT="24.02"
|
||||
|
||||
ARG SDCC_REPO="https://svn.code.sf.net/p/sdcc/code"
|
||||
ARG SDCC_REV="14648"
|
||||
ARG SDCC_VERSION="4.4.0"
|
||||
|
||||
ARG RUST_DEFAULT_TOOLCHAIN="1.77.2"
|
||||
ARG RUST_TOOLCHAIN="nightly-2023-09-07"
|
||||
|
||||
# Build coreboot toolchains
|
||||
FROM ${CONTAINER_IMAGE} as crossgcc-build
|
||||
ARG COREBOOT_COMMIT
|
||||
ARG COREBOOT_REPO
|
||||
WORKDIR /tmp
|
||||
|
||||
RUN apt-get --quiet update && \
|
||||
apt-get --quiet install --no-install-recommends --assume-yes \
|
||||
bash \
|
||||
bison \
|
||||
bzip2 \
|
||||
ca-certificates \
|
||||
curl \
|
||||
flex \
|
||||
g++ \
|
||||
gcc \
|
||||
git \
|
||||
gnat \
|
||||
libssl-dev \
|
||||
m4 \
|
||||
make \
|
||||
patch \
|
||||
pkgconf \
|
||||
python-is-python3 \
|
||||
python3 \
|
||||
tar \
|
||||
xz-utils \
|
||||
zlib1g-dev && \
|
||||
apt-get clean
|
||||
|
||||
RUN git clone ${COREBOOT_REPO} && \
|
||||
cd coreboot && \
|
||||
git checkout ${COREBOOT_COMMIT}
|
||||
|
||||
RUN make -C coreboot \
|
||||
CPUS=$(nproc) BUILD_LANGUAGES=ada,c,c++ DEST=/opt/xgcc \
|
||||
crossgcc-i386 crossgcc-x64 && \
|
||||
rm -rf coreboot
|
||||
|
||||
# Build SDCC
|
||||
FROM ${CONTAINER_IMAGE} as sdcc-build
|
||||
ARG SDCC_REPO
|
||||
ARG SDCC_REV
|
||||
ARG SDCC_VERSION
|
||||
WORKDIR /tmp
|
||||
|
||||
RUN apt-get --quiet update && \
|
||||
apt-get --quiet install --no-install-recommends --assume-yes \
|
||||
autoconf \
|
||||
automake \
|
||||
bison \
|
||||
ca-certificates \
|
||||
flex \
|
||||
g++ \
|
||||
gcc \
|
||||
libboost-dev \
|
||||
make \
|
||||
subversion \
|
||||
zlib1g-dev && \
|
||||
apt-get clean
|
||||
|
||||
RUN svn checkout \
|
||||
--depth infinity \
|
||||
--revision ${SDCC_REV} \
|
||||
${SDCC_REPO}/tags/sdcc-${SDCC_VERSION}/sdcc \
|
||||
sdcc
|
||||
|
||||
# Only the MCS-51 port is needed.
|
||||
RUN cd sdcc && \
|
||||
sh ./configure \
|
||||
--disable-z80-port \
|
||||
--disable-z180-port \
|
||||
--disable-r2k-port \
|
||||
--disable-r2ka-port \
|
||||
--disable-r3ka-port \
|
||||
--disable-sm83-port \
|
||||
--disable-tlcs90-port \
|
||||
--disable-ez80_z80-port \
|
||||
--disable-z80n-port \
|
||||
--disable-ds390-port \
|
||||
--disable-ds400-port \
|
||||
--disable-pic14-port \
|
||||
--disable-pic16-port \
|
||||
--disable-hc08-port \
|
||||
--disable-s08-port \
|
||||
--disable-stm8-port \
|
||||
--disable-pdk13-port \
|
||||
--disable-pdk14-port \
|
||||
--disable-pdk15-port \
|
||||
--disable-mos6502-port \
|
||||
--disable-ucsim \
|
||||
--disable-sdcdb \
|
||||
--disable-non-free \
|
||||
--prefix= && \
|
||||
make -j $(nproc) && \
|
||||
make install DESTDIR=/opt/sdcc
|
||||
|
||||
# Set up environment for building firmware-open
|
||||
FROM ${CONTAINER_IMAGE}
|
||||
ARG RUST_DEFAULT_TOOLCHAIN
|
||||
ARG RUST_TOOLCHAIN
|
||||
COPY --from=crossgcc-build /opt/xgcc /opt/xgcc
|
||||
COPY --from=sdcc-build /opt/sdcc /opt/sdcc
|
||||
ENV COREBOOT_COMMIT "${COREBOOT_COMMIT}"
|
||||
ENV XGCCPATH "/opt/xgcc/bin"
|
||||
ENV SDCC_PATH "/opt/sdcc"
|
||||
ENV SDCC_REV "${SDCC_REV}"
|
||||
ENV SDCC_VERSION "${SDCC_VERSION}"
|
||||
ENV CARGO_HOME "/root/.cargo"
|
||||
ENV PATH "$XGCCPATH:$SDCC_PATH/bin:$CARGO_HOME/bin:$PATH"
|
||||
|
||||
RUN apt-get --quiet update && \
|
||||
apt-get --quiet install --no-install-recommends --assume-yes \
|
||||
bash \
|
||||
binutils \
|
||||
ca-certificates \
|
||||
ccache \
|
||||
cmake \
|
||||
curl \
|
||||
dosfstools \
|
||||
g++ \
|
||||
gcc \
|
||||
git \
|
||||
git-lfs \
|
||||
libnss3-dev \
|
||||
libssl-dev \
|
||||
make \
|
||||
mtools \
|
||||
parted \
|
||||
pkgconf \
|
||||
python-is-python3 \
|
||||
python3 \
|
||||
udev \
|
||||
uuid-dev \
|
||||
xxd \
|
||||
&& apt-get clean
|
||||
|
||||
RUN curl --proto '=https' --tlsv1.3 -sSf https://sh.rustup.rs \
|
||||
| sh -s -- -y --profile minimal --default-toolchain ${RUST_DEFAULT_TOOLCHAIN} && \
|
||||
rustup toolchain install \
|
||||
--profile minimal \
|
||||
--component=clippy,rust-src,rustfmt \
|
||||
${RUST_TOOLCHAIN}
|
||||
|
||||
# XXX: firmware-setup is stuck on 2023-01-21
|
||||
RUN rustup toolchain install \
|
||||
--profile minimal \
|
||||
--component=clippy,rust-src,rustfmt \
|
||||
nightly-2023-01-21
|
||||
|
||||
WORKDIR /workspace
|
||||
CMD ["bash"]
|
2
coreboot
2
coreboot
Submodule coreboot updated: 7114256ba7...9626a04620
@ -13,16 +13,44 @@ coreboot's `cbmem` tool can be used to verify this. The call to
|
||||
`FspMemoryInit()` can report 20+ seconds on the first boot, and a few hundred
|
||||
milliseconds on subsequent boots.
|
||||
|
||||
## UEFI application
|
||||
|
||||
This is the default method for flashing firmware (using firmware-update). When
|
||||
used from this repo, it only works with systems running System76 open firmware.
|
||||
|
||||
```
|
||||
./scripts/flash.sh <model>
|
||||
```
|
||||
|
||||
By default the script will attempt to flash both the BIOS and the EC. Their
|
||||
respective file can be deleted to skip flashing them.
|
||||
|
||||
If the EC is flashed, the system will immediately power off.
|
||||
|
||||
## Internal programmer
|
||||
|
||||
Use this method for flashing a system already running System76 Open Firmware.
|
||||
### Availability
|
||||
|
||||
This method is only possible when firmware is unlocked. Firmware is unlocked by
|
||||
one of two methods:
|
||||
|
||||
- The EC feature `CONFIG_SECURITY` is unset/disabled
|
||||
- The EC is unlock for a single boot (via firmware-update or ectool)
|
||||
|
||||
The current state can be determined using ectool:
|
||||
|
||||
```
|
||||
./scripts/flash.sh <model> [--without-ec]
|
||||
./ec/scripts/ectool.sh security
|
||||
```
|
||||
|
||||
By default the script will attempt to flash the EC. If the EC is flashed, the
|
||||
system will immediately power off.
|
||||
- `Lock`: This method can't be used
|
||||
- `Unlock`: This method can be used
|
||||
|
||||
### flashrom
|
||||
|
||||
```
|
||||
sudo flashrom -p internal -w build/<model>/firmware.rom
|
||||
```
|
||||
|
||||
## External programmer
|
||||
|
||||
@ -31,13 +59,14 @@ Use one of these methods for first-time flashing or flashing a bricked system.
|
||||
### Identifying the BIOS chip
|
||||
|
||||
The packaging and protocol can be determined by `board_info.txt` in coreboot.
|
||||
Pin 1 is marked by a small dot indent and a white paint mark. The silkscreen
|
||||
may also indicate pin 1.
|
||||
Pin 1 is sometimes marked by a small dot indent and a white paint mark. The
|
||||
silkscreen may also indicate pin 1.
|
||||
|
||||
### CH341A USB programmer - slower, but easier to set up
|
||||
|
||||
These can be purchased from many places for around 15 USD. Make sure that the
|
||||
one you get has a ROM clip. Here are some examples:
|
||||
|
||||
- [Amazon.com, Organizer.](https://www.amazon.com/Organizer-Socket-Adpter-Programmer-CH341A/dp/B07R5LPTYM)
|
||||
- [Amazon.com, KeeYees.](https://www.amazon.com/KeeYees-SOIC8-EEPROM-CH341A-Programmer/dp/B07SHSL9X9)
|
||||
- [AliExpress.com, TZT.](https://aliexpress.com/item/32725360255.html)
|
||||
|
2
ec
2
ec
Submodule ec updated: 38d4666a90...5b0766a209
@ -30,7 +30,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugEnable 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartNumber 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartMode 1 bytes $_DEFAULT_ = 0x02
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartPowerGating 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartPowerGating 1 bytes $_DEFAULT_ = 0x02
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartBaudRate 4 bytes $_DEFAULT_ = 115200
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdPciExpressBaseAddress 8 bytes $_DEFAULT_ = 0xC0000000
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdPciExpressRegionLength 4 bytes $_DEFAULT_ = 0x10000000
|
||||
@ -131,7 +131,8 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_RmtPerTask 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_TrainTrace 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_RxVrefTempCoeff 1 bytes $_DEFAULT_ = 0x6
|
||||
Skip 2 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_CaParityPatternRotation 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_WckOffsetWa 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_TsegSize 4 bytes $_DEFAULT_ = 0x0400000
|
||||
$gPlatformFspPkgTokenSpaceGuid_MmioSize 2 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_ProbelessTrace 1 bytes $_DEFAULT_ = 0x00
|
||||
@ -199,7 +200,9 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_tRWDG 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_tRWDR 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_tRWDD 1 bytes $_DEFAULT_ = 0x00
|
||||
Skip 81 bytes
|
||||
Skip 1 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_tREFI32 4 bytes $_DEFAULT_ = 0x0000
|
||||
Skip 76 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_Vdd2Mv 2 bytes $_DEFAULT_ = 0x0000
|
||||
$gPlatformFspPkgTokenSpaceGuid_RefClk 1 bytes $_DEFAULT_ = 0x00
|
||||
Skip 1 bytes
|
||||
@ -490,7 +493,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_ImonOffset 24 bytes $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_VrConfigEnable 6 bytes $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_TdcEnable 6 bytes $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_TdcTimeWindow 24 bytes $_DEFAULT_ = 0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_TdcTimeWindow 24 bytes $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_TdcLock 6 bytes $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_DlvrRfiFrequency 2 bytes $_DEFAULT_ = 0x055A
|
||||
$gPlatformFspPkgTokenSpaceGuid_DlvrSpreadSpectrumPercentage 1 bytes $_DEFAULT_ = 0x06
|
||||
@ -645,7 +648,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugParity 1 bytes $_DEFAULT_ = 0x1
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugStopBits 1 bytes $_DEFAULT_ = 0x1
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugDataBits 1 bytes $_DEFAULT_ = 0x8
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartPowerGating 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartPowerGating 1 bytes $_DEFAULT_ = 0x02
|
||||
$gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugMmioBase 4 bytes $_DEFAULT_ = 0xFE036000
|
||||
$gPlatformFspPkgTokenSpaceGuid_PcdIsaSerialUartBase 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_CpuSaPllVoltageOffset 1 bytes $_DEFAULT_ = 0x00
|
||||
@ -692,7 +695,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_CMDVC 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_LCT 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_TAT 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RMT 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RMT 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_LVRAUTOTRIM 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_ALIASCHK 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RMC 1 bytes $_DEFAULT_ = 0x01
|
||||
@ -710,7 +713,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_DDRPRECOMP 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RDVREFDC 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_VDDQT 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RMTBIT 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RMTBIT 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_DQDQSSWZ 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_REFPI 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_RXSALCAL 1 bytes $_DEFAULT_ = 0x01
|
||||
@ -880,10 +883,22 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_SaPreMemTestRsvd 75 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRunOnce 1 bytes $_DEFAULT_ = 0x1
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRunAtFastboot 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairType 1 bytes $_DEFAULT_ = 0x02
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairType 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprErrorInjection 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprForceRepair 1 bytes $_DEFAULT_ = 0x0
|
||||
Skip 44 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairController 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairChannel 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairDimm 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairRank 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairRow 4 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairPhysicalAddrLow 4 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairPhysicalAddrHigh 4 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairBankGroup 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_PprRepairBank 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_DIMMODTCASPLIT 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_CMDDSSPLIT 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_CMDSRSPLIT 1 bytes $_DEFAULT_ = 0x0
|
||||
Skip 23 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_TotalFlashSize 2 bytes $_DEFAULT_ = 0x0000
|
||||
$gPlatformFspPkgTokenSpaceGuid_BiosSize 2 bytes $_DEFAULT_ = 0x2800
|
||||
$gPlatformFspPkgTokenSpaceGuid_SecurityTestRsvd 12 bytes $_DEFAULT_ = 0x00
|
||||
@ -927,7 +942,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_CpuDlvrMode 1 bytes $_DEFAULT_ = 0x0
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguMaxOcRatio 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguVoltageMode 1 bytes $_DEFAULT_ = 0x00
|
||||
Skip 1 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguRatio 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguVoltageOverride 2 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguAdaptiveVoltage 2 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_NguVoltageOffset 2 bytes $_DEFAULT_ = 0x00
|
||||
@ -971,11 +986,9 @@ StructDef
|
||||
Skip 2 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_SataPortDevSlpPinMux 32 bytes $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PortUsb20Enable 16 bytes $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_PortUsb20SwDeviceModeEnable 16 bytes $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PortUsb30Enable 10 bytes $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PortUsb31Speed 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_XdciEnable 1 bytes $_DEFAULT_ = 0x00
|
||||
Skip 4 bytes
|
||||
Skip 1 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_DevIntConfigPtr 4 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_NumOfDevIntConfig 1 bytes $_DEFAULT_ = 0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_PxRcConfig 8 bytes $_DEFAULT_ = 0x0B, 0x0A, 0x0B, 0x0B, 0x0B, 0x0B, 0x0B, 0x0B
|
||||
@ -1511,7 +1524,7 @@ StructDef
|
||||
$gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGating 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGatingOnS3 1 bytes $_DEFAULT_ = 0x01
|
||||
$gPlatformFspPkgTokenSpaceGuid_EnableTcoTimer 1 bytes $_DEFAULT_ = 0x00
|
||||
Skip 9 bytes
|
||||
Skip 5 bytes
|
||||
$gPlatformFspPkgTokenSpaceGuid_BgpdtHash 32 bytes $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
|
||||
$gPlatformFspPkgTokenSpaceGuid_BiosGuardAttr 4 bytes $_DEFAULT_ = 0xFFFFFFFF
|
||||
Skip 4 bytes
|
||||
@ -2479,9 +2492,9 @@ List &gPlatformFspPkgTokenSpaceGuid_VgaInitControl
|
||||
EndList
|
||||
|
||||
List &gPlatformFspPkgTokenSpaceGuid_PprRepairType
|
||||
Selection 0 , "Do not Repair"
|
||||
Selection 0 , "Do not Repair (Default)"
|
||||
Selection 1 , "Soft Repair"
|
||||
Selection 2 , "Hard Repair (Default)"
|
||||
Selection 2 , "Hard Repair"
|
||||
EndList
|
||||
|
||||
List &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugMode
|
||||
@ -2884,7 +2897,7 @@ Page "Memory Reference Code"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen, "SPD Data Length", &gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen,
|
||||
Help "Length of SPD Data"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_EnableAbove4GBMmio, "Enable above 4GB MMIO resource support", &EN_DIS,
|
||||
Help "Enable/disable above 4GB MMIO resource support"
|
||||
Help "DEPRECATED. Enable/disable above 4GB MMIO resource support"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr000, "Memory SPD Pointer Controller 0 Channel 0 Dimm 0", HEX,
|
||||
Help "Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00"
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFF"
|
||||
@ -3000,6 +3013,11 @@ Page "Memory Reference Code"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_RxVrefTempCoeff, "RxVrefTempCoeff", HEX,
|
||||
Help "Default = 6. Range from 0-255"
|
||||
"Valid range: 0x0 ~ 0xFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_CaParityPatternRotation, "CaParityPatternRotation", HEX,
|
||||
Help "Default = 0 (Auto). 1 for High stress pattern rotation, 2 for no rotation."
|
||||
"Valid range: 0x0 ~ 0xFF"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_WckOffsetWa, "WCK Offset", &EN_DIS,
|
||||
Help "This option enables the WCK Offset WA for Hynix32 with freq >= 5600."
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_TsegSize, "Tseg Size", &gPlatformFspPkgTokenSpaceGuid_TsegSize,
|
||||
Help "Size of SMRAM memory reserved. 0x400000 for Release build and 0x1000000 for Debug build"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_MmioSize, "MMIO Size", HEX,
|
||||
@ -3095,6 +3113,9 @@ Page "Memory Reference Code"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_tRWDD, "tRWDD Delta", HEX,
|
||||
Help "Delay between Read-to-Write commands in different DIMMs. 0 - Auto. Signed TAT delta is (Value - 128). Input value range of [0..255] will give a TAT delta range of [-127..127]"
|
||||
"Valid range: 0x00 ~ 0xFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_tREFI32, "tREFI32", HEX,
|
||||
Help "Refresh Interval, 0: AUTO, max: 131071. Only used if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile)."
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFF"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_Vdd2Mv, "Vdd2Mv", &gPlatformFspPkgTokenSpaceGuid_Vdd2Mv,
|
||||
Help "VDD2 in MilliVolts. <b>0=Platform Default (no override), 1200=1.2V, 1350=1.35V etc. "
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_RefClk, "Memory Reference Clock", &gPlatformFspPkgTokenSpaceGuid_RefClk,
|
||||
@ -3135,7 +3156,7 @@ Page "Memory Reference Code"
|
||||
Help "RAS to CAS delay time and Row Precharge delay time, 0: AUTO, max: 255. Only used if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile)."
|
||||
"Valid range: 0x00 ~ 0x3F"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_tREFI, "tREFI", HEX,
|
||||
Help "Refresh Interval, 0: AUTO, max: 65535. Only used if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile)."
|
||||
Help "Obsolete, use tREFI32 instead. Refresh Interval, 0: AUTO, max: 65535. Only used if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile)."
|
||||
"Valid range: 0x00 ~ 0xFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_tRFC, "tRFC", HEX,
|
||||
Help "Min Refresh Recovery Delay Time, 0: AUTO, max: 65535. Only used if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile)."
|
||||
@ -3622,7 +3643,7 @@ Page "Memory Reference Code"
|
||||
Help "Thermal Design Current enable/disable; <b>0: Disable</b>; 1: Enable. [0] for IA, [1] for GT, [2] for SA, [3] through [5] are Reserved."
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_TdcTimeWindow, "Thermal Design Current time window", HEX,
|
||||
Help "TDC Time Window, value of IA either in milliseconds or seconds, value of GT/SA is in milliseconds. 1ms is default. Range of IA from 1ms to 448s, Range of GT/SA is 1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition."
|
||||
Help "TDC Time Window, value in seconds. Range from 1s to 448s, 0 = Auto/HW default. <b>0: Auto</b>. [0] for IA, [1] for GT, [2] for SA, [3] through [5] are Reserved."
|
||||
"Valid range: 0x00 ~ 0x0006D6000006D6000006D6000006D6000006D600"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_TdcLock, "Thermal Design Current Lock", HEX,
|
||||
Help "Thermal Design Current Lock; <b>0: Disable</b>; 1: Enable. For all VR Indexes"
|
||||
@ -4265,11 +4286,44 @@ Page "Memory Reference Code"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_ReservedFspmUpd, "PreMemRsvd", &EN_DIS,
|
||||
Help "Reserved for Pre-Mem"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_PprRepairType, "PPR Repair Type", &gPlatformFspPkgTokenSpaceGuid_PprRepairType,
|
||||
Help "PPR Repair Type: 0:Do not Repair, 1:Soft Repair, 2:Hard Repair (Default)"
|
||||
Help "PPR Repair Type: 0:Do not Repair (Default), 1:Soft Repair, 2:Hard Repair"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_PprErrorInjection, "PPR Error Injection", &EN_DIS,
|
||||
Help "When Eanble, PPR will inject bad rows during testing"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_PprForceRepair, "PPR ForceRepair", &EN_DIS,
|
||||
Help "When Eanble, PPR will force repair some rows many times (90)"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairController, "PPR Repair Controller", HEX,
|
||||
Help "PPR repair controller: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0x01"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairChannel, "PPR Repair Channel", HEX,
|
||||
Help "PPR repair Channel: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0x01"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairDimm, "PPR Repair Dimm", HEX,
|
||||
Help "PPR repair Dimm: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0x01"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairRank, "PPR Repair Rank", HEX,
|
||||
Help "PPR repair Rank: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0x01"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairRow, "PPR Repair Row", HEX,
|
||||
Help "PPR repair Row: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairPhysicalAddrLow, "PPR Repair Physical Address Low", HEX,
|
||||
Help "PPR repair Physical Address Low: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairPhysicalAddrHigh, "PPR Repair Physical Address High", HEX,
|
||||
Help "PPR repair Physical Address High: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairBankGroup, "PPR Repair BankGroup", HEX,
|
||||
Help "PPR repair BankGroup: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0xFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PprRepairBank, "PPR Repair Bank", HEX,
|
||||
Help "PPR repair Bank: User chooses to force repair specifc address "
|
||||
"Valid range: 0x00 ~ 0xFF"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_DIMMODTCASPLIT, "DIMM CA ODT Split Training", &EN_DIS,
|
||||
Help "Enable/Disable DIMM CA ODT Split Training"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_CMDDSSPLIT, "CMD Drive Strength Split", &EN_DIS,
|
||||
Help "Enable/Disable CMD Drive Strength Split"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_CMDSRSPLIT, "CMD Slew Rate Split Training", &EN_DIS,
|
||||
Help "Enable/Disable CMD Slew Rate Split Training"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_TotalFlashSize, "TotalFlashSize", HEX,
|
||||
Help "Enable/Disable. 0: Disable, define default value of TotalFlashSize , 1: enable"
|
||||
"Valid range: 0x00 ~ 0xFFFF"
|
||||
@ -4632,6 +4686,9 @@ Page "PCH(PreMem)"
|
||||
"Valid range: 0x00 ~ 0x55"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_NguVoltageMode, "NGU voltage mode", &EN_DIS,
|
||||
Help "NGU voltage mode; <b>0: Adaptive</b>; 1: Override."
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_NguRatio, "NGU Ratio", HEX,
|
||||
Help "Sets the Ratio for NGU when SAGV is enabled, using SAVG B2P Mailbox cmd 0x22 and subcommand 0x1. When this value is zero, dynamic mode is selected and NGU ratio can be modified using OCMB cmd 0x11. When valid ratio value is set, static mode is selected with the fixed ratio specified by this value.. <b>0: Hardware defaults.</b> Range: 0-85"
|
||||
"Valid range: 0x00 ~ 0x55"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_NguVoltageOverride, "NGU voltage override", HEX,
|
||||
Help "The NGU voltage override which is applied to the entire range of cpu NGU frequencies. Valid Range 0 to 2000"
|
||||
"Valid range: 0x00 ~ 0x7D0"
|
||||
@ -5140,14 +5197,9 @@ Page "PCH(PostMem)"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PortUsb20Enable, "Enable USB2 ports", HEX,
|
||||
Help "Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PortUsb20SwDeviceModeEnable, "Enable USB2 SW Device Mode", HEX,
|
||||
Help "Enable/disable SW device mode per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_PortUsb30Enable, "Enable USB3 ports", HEX,
|
||||
Help "Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
|
||||
"Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_PortUsb31Speed, "USB 3.1 Speed Selection", &EN_DIS,
|
||||
Help "Choose USB 3.1 Speed Selection. 1: Gen1, 0: Gen2"
|
||||
Combo $gPlatformFspPkgTokenSpaceGuid_XdciEnable, "Enable xDCI controller", &EN_DIS,
|
||||
Help "Enable/disable to xDCI controller."
|
||||
EditNum $gPlatformFspPkgTokenSpaceGuid_DevIntConfigPtr, "Address of PCH_DEVICE_INTERRUPT_CONFIG table.", HEX,
|
BIN
fsp/mtl/4122.12/MeteorLakeFspBinPkg/Fsp.fd
(Stored with Git LFS)
Normal file
BIN
fsp/mtl/4122.12/MeteorLakeFspBinPkg/Fsp.fd
(Stored with Git LFS)
Normal file
Binary file not shown.
@ -67,7 +67,7 @@ typedef struct {
|
||||
UINT16 MemorySpdDataLen;
|
||||
|
||||
/** Offset 0x004A - Enable above 4GB MMIO resource support
|
||||
Enable/disable above 4GB MMIO resource support
|
||||
DEPRECATED. Enable/disable above 4GB MMIO resource support
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 EnableAbove4GBMmio;
|
||||
@ -283,9 +283,16 @@ typedef struct {
|
||||
**/
|
||||
UINT8 RxVrefTempCoeff;
|
||||
|
||||
/** Offset 0x012E
|
||||
/** Offset 0x012E - CaParityPatternRotation
|
||||
Default = 0 (Auto). 1 for High stress pattern rotation, 2 for no rotation.
|
||||
**/
|
||||
UINT8 Rsvd020[2];
|
||||
UINT8 CaParityPatternRotation;
|
||||
|
||||
/** Offset 0x012F - WCK Offset
|
||||
This option enables the WCK Offset WA for Hynix32 with freq >= 5600.
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 WckOffsetWa;
|
||||
|
||||
/** Offset 0x0130 - Tseg Size
|
||||
Size of SMRAM memory reserved. 0x400000 for Release build and 0x1000000 for Debug build
|
||||
@ -760,7 +767,17 @@ typedef struct {
|
||||
|
||||
/** Offset 0x01AF
|
||||
**/
|
||||
UINT8 Rsvd031[81];
|
||||
UINT8 Rsvd031[1];
|
||||
|
||||
/** Offset 0x01B0 - tREFI32
|
||||
Refresh Interval, 0: AUTO, max: 131071. Only used if FspmUpd->FspmConfig.SpdProfileSelected
|
||||
== 1 (Custom Profile).
|
||||
**/
|
||||
UINT32 tREFI32;
|
||||
|
||||
/** Offset 0x01B4
|
||||
**/
|
||||
UINT8 Rsvd036[76];
|
||||
|
||||
/** Offset 0x0200 - Vdd2Mv
|
||||
VDD2 in MilliVolts. <b>0=Platform Default (no override), 1200=1.2V, 1350=1.35V etc.
|
||||
@ -875,8 +892,8 @@ typedef struct {
|
||||
UINT8 Rsvd040[1];
|
||||
|
||||
/** Offset 0x021C - tREFI
|
||||
Refresh Interval, 0: AUTO, max: 65535. Only used if FspmUpd->FspmConfig.SpdProfileSelected
|
||||
== 1 (Custom Profile).
|
||||
Obsolete, use tREFI32 instead. Refresh Interval, 0: AUTO, max: 65535. Only used
|
||||
if FspmUpd->FspmConfig.SpdProfileSelected == 1 (Custom Profile).
|
||||
**/
|
||||
UINT16 tREFI;
|
||||
|
||||
@ -2503,9 +2520,8 @@ typedef struct {
|
||||
UINT8 TdcEnable[6];
|
||||
|
||||
/** Offset 0x069C - Thermal Design Current time window
|
||||
TDC Time Window, value of IA either in milliseconds or seconds, value of GT/SA is
|
||||
in milliseconds. 1ms is default. Range of IA from 1ms to 448s, Range of GT/SA is
|
||||
1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition.
|
||||
TDC Time Window, value in seconds. Range from 1s to 448s, 0 = Auto/HW default. <b>0:
|
||||
Auto</b>. [0] for IA, [1] for GT, [2] for SA, [3] through [5] are Reserved.
|
||||
**/
|
||||
UINT32 TdcTimeWindow[6];
|
||||
|
||||
@ -4710,8 +4726,8 @@ typedef struct {
|
||||
UINT8 PprRunAtFastboot;
|
||||
|
||||
/** Offset 0x0CF5 - PPR Repair Type
|
||||
PPR Repair Type: 0:Do not Repair, 1:Soft Repair, 2:Hard Repair (Default)
|
||||
0:Do not Repair, 1:Soft Repair, 2:Hard Repair (Default)
|
||||
PPR Repair Type: 0:Do not Repair (Default), 1:Soft Repair, 2:Hard Repair
|
||||
0:Do not Repair (Default), 1:Soft Repair, 2:Hard Repair
|
||||
**/
|
||||
UINT8 PprRepairType;
|
||||
|
||||
@ -4727,9 +4743,72 @@ typedef struct {
|
||||
**/
|
||||
UINT8 PprForceRepair;
|
||||
|
||||
/** Offset 0x0CF8
|
||||
/** Offset 0x0CF8 - PPR Repair Controller
|
||||
PPR repair controller: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 SaFspmUpdRsvd[44];
|
||||
UINT8 PprRepairController;
|
||||
|
||||
/** Offset 0x0CF9 - PPR Repair Channel
|
||||
PPR repair Channel: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 PprRepairChannel;
|
||||
|
||||
/** Offset 0x0CFA - PPR Repair Dimm
|
||||
PPR repair Dimm: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 PprRepairDimm;
|
||||
|
||||
/** Offset 0x0CFB - PPR Repair Rank
|
||||
PPR repair Rank: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 PprRepairRank;
|
||||
|
||||
/** Offset 0x0CFC - PPR Repair Row
|
||||
PPR repair Row: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT32 PprRepairRow;
|
||||
|
||||
/** Offset 0x0D00 - PPR Repair Physical Address Low
|
||||
PPR repair Physical Address Low: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT32 PprRepairPhysicalAddrLow;
|
||||
|
||||
/** Offset 0x0D04 - PPR Repair Physical Address High
|
||||
PPR repair Physical Address High: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT32 PprRepairPhysicalAddrHigh;
|
||||
|
||||
/** Offset 0x0D08 - PPR Repair BankGroup
|
||||
PPR repair BankGroup: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 PprRepairBankGroup;
|
||||
|
||||
/** Offset 0x0D09 - PPR Repair Bank
|
||||
PPR repair Bank: User chooses to force repair specifc address
|
||||
**/
|
||||
UINT8 PprRepairBank;
|
||||
|
||||
/** Offset 0x0D0A - DIMM CA ODT Split Training
|
||||
Enable/Disable DIMM CA ODT Split Training
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 DIMMODTCASPLIT;
|
||||
|
||||
/** Offset 0x0D0B - CMD Drive Strength Split
|
||||
Enable/Disable CMD Drive Strength Split
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 CMDDSSPLIT;
|
||||
|
||||
/** Offset 0x0D0C - CMD Slew Rate Split Training
|
||||
Enable/Disable CMD Slew Rate Split Training
|
||||
$EN_DIS
|
||||
**/
|
||||
UINT8 CMDSRSPLIT;
|
||||
|
||||
/** Offset 0x0D0D
|
||||
**/
|
||||
UINT8 SaFspmUpdRsvd[23];
|
||||
|
||||
/** Offset 0x0D24 - TotalFlashSize
|
||||
Enable/Disable. 0: Disable, define default value of TotalFlashSize , 1: enable
|
||||
@ -4976,9 +5055,14 @@ typedef struct {
|
||||
**/
|
||||
UINT8 NguVoltageMode;
|
||||
|
||||
/** Offset 0x0DFD
|
||||
/** Offset 0x0DFD - NGU Ratio
|
||||
Sets the Ratio for NGU when SAGV is enabled, using SAVG B2P Mailbox cmd 0x22 and
|
||||
subcommand 0x1. When this value is zero, dynamic mode is selected and NGU ratio
|
||||
can be modified using OCMB cmd 0x11. When valid ratio value is set, static mode
|
||||
is selected with the fixed ratio specified by this value.. <b>0: Hardware defaults.</b>
|
||||
Range: 0-85
|
||||
**/
|
||||
UINT8 Rsvd400[1];
|
||||
UINT8 NguRatio;
|
||||
|
||||
/** Offset 0x0DFE - NGU voltage override
|
||||
The NGU voltage override which is applied to the entire range of cpu NGU frequencies.
|
File diff suppressed because it is too large
Load Diff
@ -192,7 +192,7 @@ typedef struct {
|
||||
UINT16 tFAW; ///< Number of tCK cycles for the channel DIMM's minimum four activate window delay time.
|
||||
UINT16 tRAS; ///< Number of tCK cycles for the channel DIMM's minimum active to precharge delay time.
|
||||
UINT16 tRCDtRP; ///< Number of tCK cycles for the channel DIMM's minimum RAS# to CAS# delay time and Row Precharge delay time.
|
||||
UINT16 tREFI; ///< Number of tCK cycles for the channel DIMM's minimum Average Periodic Refresh Interval.
|
||||
UINT32 tREFI; ///< Number of tCK cycles for the channel DIMM's minimum Average Periodic Refresh Interval.
|
||||
UINT16 tRFC; ///< Number of tCK cycles for the channel DIMM's minimum refresh recovery delay time.
|
||||
UINT16 tRFCpb; ///< Number of tCK cycles for the channel DIMM's minimum per bank refresh recovery delay time.
|
||||
UINT16 tRFC2; ///< Number of tCK cycles for the channel DIMM's minimum refresh recovery delay time.
|
||||
@ -208,6 +208,7 @@ typedef struct {
|
||||
UINT16 tWTR_S; ///< Number of tCK cycles for the channel DIMM's minimum internal write to read command delay time for different bank groups.
|
||||
UINT16 tCCD_L; ///< Number of tCK cycles for the channel DIMM's minimum CAS-to-CAS delay for same bank group.
|
||||
UINT16 tCCD_L_WR; ///< Number of tCK cycles for the channel DIMM's minimum Write-to-Write delay for same bank group.
|
||||
UINT8 Resv[2]; ///< Resv
|
||||
} MRC_CH_TIMING;
|
||||
|
||||
typedef struct {
|
@ -8,6 +8,8 @@
|
||||
- [addw4](./addw4) - System76 Adder WS (addw4)
|
||||
- [bonw14](./bonw14) - System76 Bonobo WS (bonw14)
|
||||
- [bonw15](./bonw15) - System76 Bonobo WS (bonw15)
|
||||
- [darp10](./darp10) - System76 Darter Pro (darp10)
|
||||
- [darp10-b](./darp10-b) - System76 Darter Pro (darp10-b)
|
||||
- [darp5](./darp5) - System76 Darter Pro (darp5)
|
||||
- [darp6](./darp6) - System76 Darter Pro (darp6)
|
||||
- [darp7](./darp7) - System76 Darter Pro (darp7)
|
||||
@ -34,7 +36,9 @@
|
||||
- [lemp11](./lemp11) - System76 Lemur Pro (lemp11)
|
||||
- [lemp12](./lemp12) - System76 Lemur Pro (lemp12)
|
||||
- [lemp13](./lemp13) - System76 Lemur Pro (lemp13)
|
||||
- [lemp13-b](./lemp13-b) - System76 Lemur Pro (lemp13-b)
|
||||
- [lemp9](./lemp9) - System76 Lemur Pro (lemp9)
|
||||
- [meer9](./meer9) - System76 Meerkat (meer9)
|
||||
- [oryp10](./oryp10) - System76 Oryx Pro (oryp10)
|
||||
- [oryp11](./oryp11) - System76 Oryx Pro (oryp11)
|
||||
- [oryp12](./oryp12) - System76 Oryx Pro (oryp12)
|
||||
|
@ -1 +0,0 @@
|
||||
../addw3/AlderLakeFspBinPkg
|
BIN
models/darp10-b/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
Binary file not shown.
9
models/darp10-b/IntelGopDriver.inf
Normal file
9
models/darp10-b/IntelGopDriver.inf
Normal file
@ -0,0 +1,9 @@
|
||||
[Defines]
|
||||
INF_VERSION = 0x00010005
|
||||
BASE_NAME = IntelGopDriver
|
||||
FILE_GUID = 767222f4-a9f4-41ba-9faa-edaa1405a486
|
||||
MODULE_TYPE = UEFI_DRIVER
|
||||
VERSION_STRING = 1.0
|
||||
|
||||
[Binaries.X64]
|
||||
PE32|IntelGopDriver.efi|*
|
1
models/darp10-b/MeteorLakeFspBinPkg
Symbolic link
1
models/darp10-b/MeteorLakeFspBinPkg
Symbolic link
@ -0,0 +1 @@
|
||||
../../fsp/mtl/4122.12/MeteorLakeFspBinPkg
|
12
models/darp10-b/README.md
Normal file
12
models/darp10-b/README.md
Normal file
@ -0,0 +1,12 @@
|
||||
# System76 Darter Pro (darp10-b)
|
||||
|
||||
## Contents
|
||||
|
||||
- [EC](./ec.rom)
|
||||
- *Read Error: No such file or directory (os error 2)*
|
||||
- [FD](./fd.rom)
|
||||
- Size: 16 KB
|
||||
- HAP: true
|
||||
- [ME](./me.rom)
|
||||
- Size: 10640 KB
|
||||
- Version: 18.0.5.2098
|
1
models/darp10-b/README.md.in
Normal file
1
models/darp10-b/README.md.in
Normal file
@ -0,0 +1 @@
|
||||
# System76 Darter Pro (darp10-b)
|
1
models/darp10-b/chip.txt
Normal file
1
models/darp10-b/chip.txt
Normal file
@ -0,0 +1 @@
|
||||
XM25QU256C
|
260
models/darp10-b/coreboot-collector.txt
Normal file
260
models/darp10-b/coreboot-collector.txt
Normal file
@ -0,0 +1,260 @@
|
||||
## PCI ##
|
||||
PCI Device: 0000:00:00.0: Class 0x00060000, Vendor 0x8086, Device 0x7D01, Revision 0x04
|
||||
PCI Device: 0000:00:02.0: Class 0x00030000, Vendor 0x8086, Device 0x7D55, Revision 0x08
|
||||
PCI Device: 0000:00:04.0: Class 0x00118000, Vendor 0x8086, Device 0x7D03, Revision 0x04
|
||||
PCI Device: 0000:00:07.0: Class 0x00060400, Vendor 0x8086, Device 0x7EC4, Revision 0x10
|
||||
PCI Device: 0000:00:08.0: Class 0x00088000, Vendor 0x8086, Device 0x7E4C, Revision 0x20
|
||||
PCI Device: 0000:00:0a.0: Class 0x00118000, Vendor 0x8086, Device 0x7D0D, Revision 0x01
|
||||
PCI Device: 0000:00:0b.0: Class 0x00120000, Vendor 0x8086, Device 0x7D1D, Revision 0x04
|
||||
PCI Device: 0000:00:0d.0: Class 0x000C0330, Vendor 0x8086, Device 0x7EC0, Revision 0x10
|
||||
PCI Device: 0000:00:0d.2: Class 0x000C0340, Vendor 0x8086, Device 0x7EC2, Revision 0x10
|
||||
PCI Device: 0000:00:0e.0: Class 0x00010400, Vendor 0x8086, Device 0x7D0B, Revision 0x00
|
||||
PCI Device: 0000:00:14.0: Class 0x000C0330, Vendor 0x8086, Device 0x7E7D, Revision 0x20
|
||||
PCI Device: 0000:00:14.2: Class 0x00050000, Vendor 0x8086, Device 0x7E7F, Revision 0x20
|
||||
PCI Device: 0000:00:14.3: Class 0x00028000, Vendor 0x8086, Device 0x7E40, Revision 0x20
|
||||
PCI Device: 0000:00:15.0: Class 0x000C8000, Vendor 0x8086, Device 0x7E78, Revision 0x20
|
||||
PCI Device: 0000:00:15.1: Class 0x000C8000, Vendor 0x8086, Device 0x7E79, Revision 0x20
|
||||
PCI Device: 0000:00:15.3: Class 0x000C8000, Vendor 0x8086, Device 0x7E7B, Revision 0x20
|
||||
PCI Device: 0000:00:16.0: Class 0x00078000, Vendor 0x8086, Device 0x7E70, Revision 0x20
|
||||
PCI Device: 0000:00:16.3: Class 0x00070002, Vendor 0x8086, Device 0x7E73, Revision 0x20
|
||||
PCI Device: 0000:00:1c.0: Class 0x00060400, Vendor 0x8086, Device 0x7E3D, Revision 0x20
|
||||
PCI Device: 0000:00:1f.0: Class 0x00060100, Vendor 0x8086, Device 0x7E02, Revision 0x20
|
||||
PCI Device: 0000:00:1f.3: Class 0x00040380, Vendor 0x8086, Device 0x7E28, Revision 0x20
|
||||
PCI Device: 0000:00:1f.4: Class 0x000C0500, Vendor 0x8086, Device 0x7E22, Revision 0x20
|
||||
PCI Device: 0000:00:1f.5: Class 0x000C8000, Vendor 0x8086, Device 0x7E23, Revision 0x20
|
||||
PCI Device: 0000:00:1f.6: Class 0x00020000, Vendor 0x8086, Device 0x550A, Revision 0x20
|
||||
PCI Device: 0000:2b:00.0: Class 0x00080501, Vendor 0x1217, Device 0x8621, Revision 0x01
|
||||
PCI Device: 10000:e0:06.0: Class 0x00088000, Vendor 0x8086, Device 0x09AB, Revision 0x00
|
||||
PCI Device: 10000:e0:06.2: Class 0x00060400, Vendor 0x8086, Device 0x7ECB, Revision 0x10
|
||||
PCI Device: 10000:e1:00.0: Class 0x00010802, Vendor 0x144D, Device 0xA80A, Revision 0x00
|
||||
## GPIO ##
|
||||
MTL-H/U PCH
|
||||
GPP_V0 (0xD1,0x00) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V1 (0xD1,0x02) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V2 (0xD1,0x04) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V3 (0xD1,0x06) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V4 (0xD1,0x08) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V5 (0xD1,0x0A) 0x44000702 0x0003f018 0x00000000 0x00000000
|
||||
GPP_V6 (0xD1,0x0C) 0x44000702 0x0003fc19 0x00000000 0x00000000
|
||||
GPP_V7 (0xD1,0x0E) 0x44000702 0x0003fc1a 0x00000000 0x00000000
|
||||
GPP_V8 (0xD1,0x10) 0x44000702 0x0003f01b 0x00000000 0x00000000
|
||||
GPP_V9 (0xD1,0x12) 0x44000600 0x0003c01c 0x00000000 0x00000000
|
||||
GPP_V10 (0xD1,0x14) 0x44000600 0x0003c01d 0x00000000 0x00000000
|
||||
GPP_V11 (0xD1,0x16) 0x44000600 0x0003c01e 0x00000000 0x00000000
|
||||
GPP_V12 (0xD1,0x18) 0x44000200 0x0000001f 0x00000000 0x00000000
|
||||
GPP_V13 (0xD1,0x1A) 0x44000600 0x0003c020 0x00000000 0x00000000
|
||||
GPP_V14 (0xD1,0x1C) 0x44000600 0x0003c021 0x00000000 0x00000000
|
||||
GPP_V15 (0xD1,0x1E) 0x44000600 0x0003c022 0x00000000 0x00000000
|
||||
GPP_V16 (0xD1,0x20) 0x44000600 0x0003c023 0x00000000 0x00000000
|
||||
GPP_V17 (0xD1,0x22) 0x44000602 0x0003c024 0x00000000 0x00000000
|
||||
GPP_V18 (0xD1,0x24) 0x44000200 0x00000025 0x00000000 0x00000000
|
||||
GPP_V19 (0xD1,0x26) 0x44000602 0x0003c026 0x00000000 0x00000000
|
||||
GPP_V20 (0xD1,0x28) 0x44000200 0x00000027 0x00000000 0x00000000
|
||||
GPP_V21 (0xD1,0x2A) 0x44000200 0x00000028 0x00000000 0x00000000
|
||||
GPP_V22 (0xD1,0x2C) 0x44000200 0x00000029 0x00000000 0x00000000
|
||||
GPP_V23 (0xD1,0x2E) 0x44000200 0x0000002a 0x00000000 0x00000000
|
||||
GPP_C0 (0xD1,0x30) 0x44000600 0x0003c02b 0x00000000 0x00000000
|
||||
GPP_C1 (0xD1,0x32) 0x44000602 0x0003c02c 0x00000000 0x00000000
|
||||
GPP_C2 (0xD1,0x34) 0x44000600 0x0003c02d 0x00000000 0x00000000
|
||||
GPP_C3 (0xD1,0x36) 0x44000200 0x0003c02e 0x00000000 0x00000000
|
||||
GPP_C4 (0xD1,0x38) 0x44000200 0x0003c02f 0x00000000 0x00000000
|
||||
GPP_C5 (0xD1,0x3A) 0x44000702 0x0003f030 0x00000000 0x00000000
|
||||
GPP_C6 (0xD1,0x3C) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_C7 (0xD1,0x3E) 0x44000200 0x00000032 0x00000800 0x00000000
|
||||
GPP_C8 (0xD1,0x40) 0x44000702 0x0003c033 0x00000000 0x00000000
|
||||
GPP_C9 (0xD1,0x42) 0x44000702 0x0003c034 0x00000000 0x00000000
|
||||
GPP_C10 (0xD1,0x44) 0x44000200 0x00000035 0x00000000 0x00000000
|
||||
GPP_C11 (0xD1,0x46) 0x04000702 0x0003c036 0x00000000 0x00000000
|
||||
GPP_C12 (0xD1,0x48) 0x04000702 0x0003c037 0x00000000 0x00000000
|
||||
GPP_C13 (0xD1,0x4A) 0x44000200 0x00000038 0x00000000 0x00000000
|
||||
GPP_C14 (0xD1,0x4C) 0x44000200 0x00000039 0x00000000 0x00000000
|
||||
GPP_C15 (0xD1,0x4E) 0x44000200 0x0000003a 0x00000000 0x00000000
|
||||
GPP_C16 (0xD1,0x50) 0x44000702 0x0000003b 0x00000000 0x00000000
|
||||
GPP_C17 (0xD1,0x52) 0x44000702 0x0000003c 0x00000000 0x00000000
|
||||
GPP_C18 (0xD1,0x54) 0x44000200 0x0000003d 0x00000000 0x00000000
|
||||
GPP_C19 (0xD1,0x56) 0x44000200 0x0000003e 0x00000000 0x00000000
|
||||
GPP_C20 (0xD1,0x58) 0x44000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_C21 (0xD1,0x5A) 0x44000700 0x00024040 0x00000000 0x00000000
|
||||
GPP_C22 (0xD1,0x5C) 0x44000700 0x00024041 0x00000000 0x00000000
|
||||
GPP_C23 (0xD1,0x5E) 0x44000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_A0 (0xD2,0x00) 0x44000700 0x0003f048 0x00000000 0x00000000
|
||||
GPP_A1 (0xD2,0x02) 0x44000702 0x0003f049 0x00000000 0x00000000
|
||||
GPP_A2 (0xD2,0x04) 0x44000700 0x0003f04a 0x00000000 0x00000000
|
||||
GPP_A3 (0xD2,0x06) 0x44000700 0x0003f04b 0x00000000 0x00000000
|
||||
GPP_A4 (0xD2,0x08) 0x44000700 0x0003f04c 0x00000000 0x00000000
|
||||
GPP_A5 (0xD2,0x0A) 0x44000700 0x0003f04d 0x00000000 0x00000000
|
||||
GPP_A6 (0xD2,0x0C) 0x44000700 0x0003c04e 0x00000000 0x00000000
|
||||
GPP_A7 (0xD2,0x0E) 0x44000200 0x0000004f 0x00000000 0x00000000
|
||||
GPP_A8 (0xD2,0x10) 0x44000200 0x00000050 0x00000000 0x00000000
|
||||
GPP_A9 (0xD2,0x12) 0x44000200 0x00000051 0x00000000 0x00000000
|
||||
GPP_A10 (0xD2,0x14) 0x44000200 0x00000052 0x00000000 0x00000000
|
||||
GPP_A11 (0xD2,0x16) 0x44000200 0x00000053 0x00000000 0x00000000
|
||||
GPP_A12 (0xD2,0x18) 0x44000102 0x00000054 0x00000000 0x00000000
|
||||
GPP_A13 (0xD2,0x1A) 0x84000201 0x00003055 0x00000000 0x00000000
|
||||
GPP_A14 (0xD2,0x1C) 0x44000200 0x00000056 0x00000000 0x00000000
|
||||
GPP_A15 (0xD2,0x1E) 0x44000200 0x00000057 0x00000000 0x00000000
|
||||
GPP_A16 (0xD2,0x20) 0x44000702 0x0003f058 0x00000000 0x00000000
|
||||
GPP_A17 (0xD2,0x22) 0x44000200 0x00000059 0x00000000 0x00000000
|
||||
GPP_A18 (0xD2,0x24) 0x44000200 0x0000005a 0x00000000 0x00000000
|
||||
GPP_A19 (0xD2,0x26) 0x44000200 0x0000005b 0x00000000 0x00000000
|
||||
GPP_A20 (0xD2,0x28) 0x44000200 0x0000005c 0x00000000 0x00000000
|
||||
GPP_A21 (0xD2,0x2A) 0x44000702 0x0003fc5d 0x00000000 0x00000000
|
||||
GPP_E0 (0xD2,0x32) 0x44000200 0x00000060 0x00000000 0x00000000
|
||||
GPP_E1 (0xD2,0x34) 0x40100102 0x00003061 0x00000000 0x00000000
|
||||
GPP_E2 (0xD2,0x36) 0x44000102 0x00000062 0x00000000 0x00000000
|
||||
GPP_E3 (0xD2,0x38) 0x44000102 0x00000063 0x00000000 0x00000000
|
||||
GPP_E4 (0xD2,0x3A) 0x44000200 0x00000064 0x00000000 0x00000000
|
||||
GPP_E5 (0xD2,0x3C) 0x44000200 0x00000065 0x00000000 0x00000000
|
||||
GPP_E6 (0xD2,0x3E) 0x44000200 0x00000066 0x00000800 0x00000000
|
||||
GPP_E7 (0xD2,0x40) 0x44000200 0x00000067 0x00000000 0x00000000
|
||||
GPP_E8 (0xD2,0x42) 0x44000200 0x00000068 0x00000000 0x00000000
|
||||
GPP_E9 (0xD2,0x44) 0x44000102 0x00000069 0x00000800 0x00000000
|
||||
GPP_E10 (0xD2,0x46) 0x44000200 0x0000006a 0x00000000 0x00000000
|
||||
GPP_E11 (0xD2,0x48) 0x44000102 0x0000006b 0x00000000 0x00000000
|
||||
GPP_E12 (0xD2,0x4A) 0x44000200 0x0000006c 0x00000000 0x00000000
|
||||
GPP_E13 (0xD2,0x4C) 0x44000200 0x0000006d 0x00000000 0x00000000
|
||||
GPP_E14 (0xD2,0x4E) 0x44000700 0x0002406e 0x00000000 0x00000000
|
||||
GPP_E15 (0xD2,0x50) 0x44000200 0x0000006f 0x00000000 0x00000000
|
||||
GPP_E16 (0xD2,0x52) 0x44000b02 0x0003c070 0x00000000 0x00000000
|
||||
GPP_E17 (0xD2,0x54) 0x44000200 0x00000071 0x00000000 0x00000000
|
||||
GPP_E18 (0xD2,0x56) 0x44000200 0x00000072 0x00000000 0x00000000
|
||||
GPP_E19 (0xD2,0x58) 0x44000200 0x00000073 0x00000000 0x00000000
|
||||
GPP_E20 (0xD2,0x5A) 0x44000200 0x00000074 0x00000000 0x00000000
|
||||
GPP_E21 (0xD2,0x5C) 0x44000200 0x00000075 0x00000000 0x00000000
|
||||
GPP_E22 (0xD2,0x5E) 0x44000200 0x00000076 0x00000000 0x00000000
|
||||
GPP_H0 (0xD3,0x00) 0x44000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_H1 (0xD3,0x02) 0x44000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_H2 (0xD3,0x04) 0x44000200 0x0000001a 0x00000000 0x00000000
|
||||
GPP_H3 (0xD3,0x06) 0x44000200 0x0000001b 0x00000000 0x00000000
|
||||
GPP_H4 (0xD3,0x08) 0x44000200 0x0000001c 0x00000000 0x00000000
|
||||
GPP_H5 (0xD3,0x0A) 0x44000200 0x0000001d 0x00000000 0x00000000
|
||||
GPP_H6 (0xD3,0x0C) 0x44000600 0x0000001e 0x00000000 0x00000000
|
||||
GPP_H7 (0xD3,0x0E) 0x44000600 0x0000001f 0x00000000 0x00000000
|
||||
GPP_H8 (0xD3,0x10) 0x44000200 0x00000020 0x00000000 0x00000000
|
||||
GPP_H9 (0xD3,0x12) 0x44000200 0x00000021 0x00000000 0x00000000
|
||||
GPP_H10 (0xD3,0x14) 0x44000200 0x00000022 0x00000000 0x00000000
|
||||
GPP_H11 (0xD3,0x16) 0x44000200 0x00000023 0x00000000 0x00000000
|
||||
GPP_H12 (0xD3,0x18) 0x44000200 0x00000024 0x00000000 0x00000000
|
||||
GPP_H13 (0xD3,0x1A) 0x44000600 0x0003c025 0x00000000 0x00000000
|
||||
GPP_H14 (0xD3,0x1C) 0x44000200 0x00000026 0x00000000 0x00000000
|
||||
GPP_H15 (0xD3,0x1E) 0x44000200 0x00000027 0x00000000 0x00000000
|
||||
GPP_H16 (0xD3,0x20) 0x44000200 0x00000028 0x00000000 0x00000000
|
||||
GPP_H17 (0xD3,0x22) 0x44000200 0x00000029 0x00000000 0x00000000
|
||||
GPP_H18 (0xD3,0x24) 0x44000200 0x0000002a 0x00000000 0x00000000
|
||||
GPP_H19 (0xD3,0x26) 0x44000702 0x0000002b 0x00000000 0x00000000
|
||||
GPP_H20 (0xD3,0x28) 0x44000702 0x0000002c 0x00000000 0x00000000
|
||||
GPP_H21 (0xD3,0x2A) 0x44000702 0x0000002d 0x00000000 0x00000000
|
||||
GPP_H22 (0xD3,0x2C) 0x44000602 0x0000002e 0x00000000 0x00000000
|
||||
GPP_F0 (0xD3,0x34) 0x44000700 0x0003c030 0x00000000 0x00000000
|
||||
GPP_F1 (0xD3,0x36) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_F2 (0xD3,0x38) 0x44000700 0x0003c032 0x00000000 0x00000000
|
||||
GPP_F3 (0xD3,0x3A) 0x44000702 0x0003f033 0x00000000 0x00000000
|
||||
GPP_F4 (0xD3,0x3C) 0x44000700 0x0003c034 0x00000000 0x00000000
|
||||
GPP_F5 (0xD3,0x3E) 0x44000d00 0x0003c035 0x00000000 0x00000000
|
||||
GPP_F6 (0xD3,0x40) 0x44000200 0x00000036 0x00000000 0x00000000
|
||||
GPP_F7 (0xD3,0x42) 0x44000200 0x00000037 0x00000000 0x00000000
|
||||
GPP_F8 (0xD3,0x44) 0x44000200 0x00000038 0x00000000 0x00000000
|
||||
GPP_F9 (0xD3,0x46) 0x44000102 0x00000039 0x00000000 0x00000000
|
||||
GPP_F10 (0xD3,0x48) 0x44000200 0x0000003a 0x00000000 0x00000000
|
||||
GPP_F11 (0xD3,0x4A) 0x44000200 0x0000003b 0x00000000 0x00000000
|
||||
GPP_F12 (0xD3,0x4C) 0x44002102 0x0000003c 0x00000000 0x00000000
|
||||
GPP_F13 (0xD3,0x4E) 0x44002102 0x0000003d 0x00000000 0x00000000
|
||||
GPP_F14 (0xD3,0x50) 0x44000200 0x0000003e 0x00000000 0x00000000
|
||||
GPP_F15 (0xD3,0x52) 0x44000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_F16 (0xD3,0x54) 0x44000200 0x00000040 0x00000000 0x00000000
|
||||
GPP_F17 (0xD3,0x56) 0x44000200 0x00000041 0x00000000 0x00000000
|
||||
GPP_F18 (0xD3,0x58) 0x44000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_F19 (0xD3,0x5A) 0x44000200 0x00000043 0x00000000 0x00000000
|
||||
GPP_F20 (0xD3,0x5C) 0x44000200 0x00000044 0x00000000 0x00000000
|
||||
GPP_F21 (0xD3,0x5E) 0x44000200 0x00000045 0x00000800 0x00000000
|
||||
GPP_F22 (0xD3,0x60) 0x44000200 0x00000046 0x00000000 0x00000000
|
||||
GPP_F23 (0xD3,0x62) 0x44000200 0x00000047 0x00000000 0x00000000
|
||||
GPP_S0 (0xD4,0x00) 0x44000200 0x01800050 0x00000000 0x00000000
|
||||
GPP_S1 (0xD4,0x02) 0x44000200 0x01800051 0x00000000 0x00000000
|
||||
GPP_S2 (0xD4,0x04) 0x44000200 0x01800052 0x00000000 0x00000000
|
||||
GPP_S3 (0xD4,0x06) 0x44000200 0x01800053 0x00000000 0x00000000
|
||||
GPP_S4 (0xD4,0x08) 0x44000200 0x01800054 0x00000000 0x00000000
|
||||
GPP_S5 (0xD4,0x0A) 0x44000200 0x01800055 0x00000000 0x00000000
|
||||
GPP_S6 (0xD4,0x0C) 0x44000200 0x01800056 0x00000000 0x00000000
|
||||
GPP_S7 (0xD4,0x0E) 0x44000200 0x01800057 0x00000000 0x00000000
|
||||
GPP_B0 (0xD5,0x00) 0x80800102 0x00000058 0x00000000 0x00000000
|
||||
GPP_B1 (0xD5,0x02) 0x44000200 0x00000059 0x00000000 0x00000000
|
||||
GPP_B2 (0xD5,0x04) 0x44000200 0x0000005a 0x00000000 0x00000000
|
||||
GPP_B3 (0xD5,0x06) 0x44000200 0x0000005b 0x00000000 0x00000000
|
||||
GPP_B4 (0xD5,0x08) 0x44000200 0x0000005c 0x00000000 0x00000000
|
||||
GPP_B5 (0xD5,0x0A) 0x44000200 0x0000005d 0x00000000 0x00000000
|
||||
GPP_B6 (0xD5,0x0C) 0x44000200 0x0000005e 0x00000000 0x00000000
|
||||
GPP_B7 (0xD5,0x0E) 0x44000200 0x0000005f 0x00000000 0x00000000
|
||||
GPP_B8 (0xD5,0x10) 0x44000200 0x00000060 0x00000000 0x00000000
|
||||
GPP_B9 (0xD5,0x12) 0x44000200 0x00000061 0x00000000 0x00000000
|
||||
GPP_B10 (0xD5,0x14) 0x44000200 0x00000062 0x00000000 0x00000000
|
||||
GPP_B11 (0xD5,0x16) 0x44000b02 0x00024063 0x00000000 0x00000000
|
||||
GPP_B12 (0xD5,0x18) 0x44000700 0x0003c064 0x00000000 0x00000000
|
||||
GPP_B13 (0xD5,0x1A) 0x44000700 0x0003c065 0x00000000 0x00000000
|
||||
GPP_B14 (0xD5,0x1C) 0x44000102 0x00000066 0x00000000 0x00000000
|
||||
GPP_B15 (0xD5,0x1E) 0x44000102 0x00000067 0x00000000 0x00000000
|
||||
GPP_B16 (0xD5,0x20) 0x44000200 0x00000068 0x00000000 0x00000000
|
||||
GPP_B17 (0xD5,0x22) 0x44000200 0x00000069 0x00000000 0x00000000
|
||||
GPP_B18 (0xD5,0x24) 0x44000201 0x0000006a 0x00000000 0x00000000
|
||||
GPP_B19 (0xD5,0x26) 0x44000201 0x0000006b 0x00000000 0x00000000
|
||||
GPP_B20 (0xD5,0x28) 0x44000200 0x0000006c 0x00000000 0x00000000
|
||||
GPP_B21 (0xD5,0x2A) 0x84000200 0x0000006d 0x00000000 0x00000000
|
||||
GPP_B22 (0xD5,0x2C) 0x44000200 0x0000006e 0x00000000 0x00000000
|
||||
GPP_B23 (0xD5,0x2E) 0x44000200 0x0000006f 0x00000000 0x00000000
|
||||
GPP_D0 (0xD5,0x32) 0x44000201 0x00000070 0x00000000 0x00000000
|
||||
GPP_D1 (0xD5,0x34) 0x44000201 0x00000071 0x00000000 0x00000000
|
||||
GPP_D2 (0xD5,0x36) 0x44000201 0x00000072 0x00000000 0x00000000
|
||||
GPP_D3 (0xD5,0x38) 0x44000200 0x00000073 0x00000000 0x00000000
|
||||
GPP_D4 (0xD5,0x3A) 0x44000200 0x00000074 0x00000000 0x00000000
|
||||
GPP_D5 (0xD5,0x3C) 0x44000201 0x00000075 0x00000000 0x00000000
|
||||
GPP_D6 (0xD5,0x3E) 0x44000200 0x00000076 0x00000000 0x00000000
|
||||
GPP_D7 (0xD5,0x40) 0x44000200 0x00000077 0x00000000 0x00000000
|
||||
GPP_D8 (0xD5,0x42) 0x44000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_D9 (0xD5,0x44) 0x44000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_D10 (0xD5,0x46) 0x44000600 0x0003c01a 0x00000000 0x00000000
|
||||
GPP_D11 (0xD5,0x48) 0x44000700 0x0003fc1b 0x00000000 0x00000000
|
||||
GPP_D12 (0xD5,0x4A) 0x44000600 0x0003fc1c 0x00000000 0x00000000
|
||||
GPP_D13 (0xD5,0x4C) 0x44000700 0x0003fc1d 0x00000000 0x00000000
|
||||
GPP_D14 (0xD5,0x4E) 0x44000200 0x0000001e 0x00000000 0x00000000
|
||||
GPP_D15 (0xD5,0x50) 0x44000200 0x0000001f 0x00000000 0x00000000
|
||||
GPP_D16 (0xD5,0x52) 0x44000200 0x00000020 0x00000000 0x00000000
|
||||
GPP_D17 (0xD5,0x54) 0x44000700 0x0003c021 0x00000000 0x00000000
|
||||
GPP_D18 (0xD5,0x56) 0x44000700 0x00000022 0x00000000 0x00000000
|
||||
GPP_D19 (0xD5,0x58) 0x44000700 0x00000023 0x00000000 0x00000000
|
||||
GPP_D20 (0xD5,0x5A) 0x44000702 0x00000024 0x00000000 0x00000000
|
||||
GPP_D21 (0xD5,0x5C) 0x44000b02 0x00000025 0x00000000 0x00000000
|
||||
GPP_D22 (0xD5,0x5E) 0x44000700 0x0003fc26 0x00000000 0x00000000
|
||||
GPP_D23 (0xD5,0x60) 0x44000702 0x0003fc27 0x00000000 0x00000000
|
||||
## HDAUDIO ##
|
||||
hdaudioC0D0
|
||||
vendor_name: Realtek
|
||||
chip_name: ALC245
|
||||
vendor_id: 0x10ec0245
|
||||
subsystem_id: 0x1558a743
|
||||
revision_id: 0x100001
|
||||
0x12: 0x90a60130
|
||||
0x13: 0x40000000
|
||||
0x14: 0x90170110
|
||||
0x17: 0x411111f0
|
||||
0x18: 0x411111f0
|
||||
0x19: 0x411111f0
|
||||
0x1a: 0x411111f0
|
||||
0x1b: 0x411111f0
|
||||
0x1d: 0x40789b2d
|
||||
0x1e: 0x411111f0
|
||||
0x21: 0x04211020
|
||||
hdaudioC0D2
|
||||
vendor_name: Intel
|
||||
chip_name: Meteor Lake HDMI
|
||||
vendor_id: 0x8086281d
|
||||
subsystem_id: 0x80860101
|
||||
revision_id: 0x100000
|
||||
0x04: 0x18560010
|
||||
0x06: 0x18560010
|
||||
0x08: 0x18560010
|
||||
0x0a: 0x18560010
|
||||
0x0b: 0x18560010
|
||||
0x0c: 0x18560010
|
||||
0x0d: 0x18560010
|
||||
0x0e: 0x18560010
|
||||
0x0f: 0x18560010
|
26
models/darp10-b/coreboot.config
Normal file
26
models/darp10-b/coreboot.config
Normal file
@ -0,0 +1,26 @@
|
||||
CONFIG_VENDOR_SYSTEM76=y
|
||||
CONFIG_BOARD_SYSTEM76_DARP10_B=y
|
||||
CONFIG_CCACHE=y
|
||||
CONFIG_CONSOLE_SERIAL=n
|
||||
CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS=y
|
||||
CONFIG_CPU_UCODE_BINARIES="$(FIRMWARE_OPEN_MODEL_DIR)/microcode.rom"
|
||||
CONFIG_HAVE_GBE_BIN=y
|
||||
CONFIG_GBE_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/gbe.rom"
|
||||
CONFIG_HAVE_IFD_BIN=y
|
||||
CONFIG_IFD_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/fd.rom"
|
||||
CONFIG_HAVE_ME_BIN=y
|
||||
CONFIG_ME_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/me.rom"
|
||||
CONFIG_PAYLOAD_ELF=y
|
||||
CONFIG_PAYLOAD_FILE="$(FIRMWARE_OPEN_UEFIPAYLOAD)"
|
||||
CONFIG_POST_IO=n
|
||||
CONFIG_SMMSTORE=y
|
||||
CONFIG_SMMSTORE_V2=y
|
||||
CONFIG_USE_OPTION_TABLE=y
|
||||
CONFIG_VALIDATE_INTEL_DESCRIPTOR=y
|
||||
#CONFIG_CONSOLE_SYSTEM76_EC=y
|
||||
|
||||
# Custom FSP
|
||||
CONFIG_ADD_FSP_BINARIES=y
|
||||
CONFIG_FSP_FULL_FD=y
|
||||
CONFIG_FSP_FD_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Fsp.fd"
|
||||
CONFIG_FSP_HEADER_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Include"
|
1
models/darp10-b/ec.config
Normal file
1
models/darp10-b/ec.config
Normal file
@ -0,0 +1 @@
|
||||
BOARD=system76/darp10-b
|
113
models/darp10-b/ecspy.txt
Normal file
113
models/darp10-b/ecspy.txt
Normal file
@ -0,0 +1,113 @@
|
||||
id 5570 rev 7
|
||||
A0: data 1 mirror 1 pot 0 control 80
|
||||
A1: data 1 mirror 1 pot 0 control 80
|
||||
A2: data 0 mirror 0 pot 0 control 00
|
||||
A3: data 0 mirror 0 pot 0 control 00
|
||||
A4: data 1 mirror 1 pot 0 control 80
|
||||
A5: data 0 mirror 0 pot 0 control 00
|
||||
A6: data 0 mirror 0 pot 0 control 00
|
||||
A7: data 0 mirror 0 pot 0 control 00
|
||||
B0: data 0 mirror 0 pot 0 control 84
|
||||
B1: data 1 mirror 1 pot 0 control 84
|
||||
B2: data 1 mirror 1 pot 0 control 84
|
||||
B3: data 1 mirror 1 pot 0 control 80
|
||||
B4: data 1 mirror 1 pot 0 control 40
|
||||
B5: data 1 mirror 1 pot 0 control 80
|
||||
B6: data 1 mirror 1 pot 0 control 40
|
||||
B7: data 1 mirror 1 pot 0 control 80
|
||||
C0: data 1 mirror 1 pot 0 control 80
|
||||
C1: data 1 mirror 1 pot 0 control 04
|
||||
C2: data 1 mirror 1 pot 0 control 04
|
||||
C3: data 0 mirror 0 pot 0 control 04
|
||||
C4: data 0 mirror 0 pot 0 control 84
|
||||
C5: data 0 mirror 0 pot 0 control 04
|
||||
C6: data 0 mirror 0 pot 0 control 80
|
||||
C7: data 1 mirror 1 pot 0 control 44
|
||||
D0: data 1 mirror 1 pot 0 control 40
|
||||
D1: data 1 mirror 1 pot 0 control 44
|
||||
D2: data 1 mirror 1 pot 0 control 00
|
||||
D3: data 1 mirror 1 pot 0 control 80
|
||||
D4: data 1 mirror 1 pot 0 control 40
|
||||
D5: data 1 mirror 1 pot 0 control 40
|
||||
D6: data 1 mirror 1 pot 0 control 02
|
||||
D7: data 1 mirror 1 pot 0 control 02
|
||||
E0: data 1 mirror 1 pot 0 control 04
|
||||
E1: data 1 mirror 1 pot 0 control 40
|
||||
E2: data 1 mirror 1 pot 0 control 80
|
||||
E3: data 1 mirror 1 pot 0 control 44
|
||||
E4: data 1 mirror 1 pot 0 control 40
|
||||
E5: data 1 mirror 1 pot 0 control 40
|
||||
E6: data 0 mirror 0 pot 0 control 80
|
||||
E7: data 1 mirror 1 pot 0 control 04
|
||||
F0: data 0 mirror 0 pot 0 control 44
|
||||
F1: data 1 mirror 1 pot 0 control 40
|
||||
F2: data 1 mirror 1 pot 0 control 44
|
||||
F3: data 1 mirror 1 pot 0 control 44
|
||||
F4: data 1 mirror 1 pot 0 control 04
|
||||
F5: data 1 mirror 1 pot 0 control 04
|
||||
F6: data 0 mirror 0 pot 0 control 00
|
||||
F7: data 1 mirror 1 pot 1 control 44
|
||||
G0: data 1 mirror 1 pot 0 control 80
|
||||
G1: data 1 mirror 1 pot 0 control 80
|
||||
G2: data 1 mirror 1 pot 0 control 80
|
||||
G3: data 0 mirror 0 pot 0 control 00
|
||||
G4: data 0 mirror 0 pot 0 control 00
|
||||
G5: data 0 mirror 0 pot 0 control 00
|
||||
G6: data 0 mirror 0 pot 0 control 40
|
||||
G7: data 0 mirror 0 pot 0 control 00
|
||||
H0: data 1 mirror 1 pot 0 control 80
|
||||
H1: data 1 mirror 1 pot 0 control 80
|
||||
H2: data 0 mirror 0 pot 0 control 44
|
||||
H3: data 1 mirror 1 pot 0 control 80
|
||||
H4: data 1 mirror 1 pot 0 control 80
|
||||
H5: data 0 mirror 0 pot 0 control 40
|
||||
H6: data 1 mirror 1 pot 0 control 80
|
||||
H7: data 1 mirror 1 pot 0 control 80
|
||||
I0: data 0 mirror 0 pot 0 control 00
|
||||
I1: data 0 mirror 0 pot 0 control 00
|
||||
I2: data 1 mirror 1 pot 0 control 84
|
||||
I3: data 0 mirror 0 pot 0 control 00
|
||||
I4: data 0 mirror 0 pot 0 control 00
|
||||
I5: data 0 mirror 0 pot 0 control 40
|
||||
I6: data 0 mirror 0 pot 0 control 00
|
||||
I7: data 0 mirror 0 pot 0 control 00
|
||||
J0: data 1 mirror 1 pot 0 control 40
|
||||
J1: data 1 mirror 1 pot 0 control 40
|
||||
J2: data 0 mirror 0 pot 0 control 00
|
||||
J3: data 0 mirror 0 pot 0 control 80
|
||||
J4: data 1 mirror 1 pot 0 control 40
|
||||
J5: data 0 mirror 0 pot 0 control 80
|
||||
J6: data 0 mirror 0 pot 0 control 44
|
||||
J7: data 0 mirror 0 pot 0 control 84
|
||||
M0: data 1 mirror 1 control 06
|
||||
M1: data 1 mirror 1 control 06
|
||||
M2: data 1 mirror 1 control 06
|
||||
M3: data 1 mirror 1 control 06
|
||||
M4: data 1 mirror 1 control 06
|
||||
M5: data 0 mirror 0 control 00
|
||||
M6: data 1 mirror 1 control 86
|
||||
M7: data 0 mirror 0 control 00
|
||||
GCR: 0x04
|
||||
GCR1: 0x00
|
||||
GCR2: 0x00
|
||||
GCR3: 0x40
|
||||
GCR4: 0x00
|
||||
GCR5: 0x00
|
||||
GCR6: 0x00
|
||||
GCR7: 0x00
|
||||
GCR8: 0x10
|
||||
GCR9: 0x20
|
||||
GCR10: 0x02
|
||||
GCR11: 0x00
|
||||
GCR12: 0x00
|
||||
GCR13: 0x00
|
||||
GCR14: 0x00
|
||||
GCR15: 0x10
|
||||
GCR16: 0x00
|
||||
GCR17: 0x00
|
||||
GCR18: 0x00
|
||||
GCR19: 0x81
|
||||
GCR20: 0x80
|
||||
GCR21: 0x66
|
||||
GCR22: 0x80
|
||||
GCR23: 0x01
|
9
models/darp10-b/edk2.config
Normal file
9
models/darp10-b/edk2.config
Normal file
@ -0,0 +1,9 @@
|
||||
BOOTLOADER=COREBOOT
|
||||
DISABLE_SERIAL_TERMINAL=TRUE
|
||||
PLATFORM_BOOT_TIMEOUT=2
|
||||
PS2_KEYBOARD_ENABLE=TRUE
|
||||
SECURE_BOOT_ENABLE=TRUE
|
||||
SERIAL_DRIVER_ENABLE=FALSE
|
||||
SHELL_TYPE=NONE
|
||||
TPM_ENABLE=TRUE
|
||||
#SYSTEM76_EC_LOGGING=TRUE
|
BIN
models/darp10-b/fd.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/fd.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10-b/gbe.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/gbe.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10-b/me.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/me.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10-b/microcode.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/microcode.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10-b/vbt.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10-b/vbt.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
BIN
models/darp10/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
Binary file not shown.
9
models/darp10/IntelGopDriver.inf
Normal file
9
models/darp10/IntelGopDriver.inf
Normal file
@ -0,0 +1,9 @@
|
||||
[Defines]
|
||||
INF_VERSION = 0x00010005
|
||||
BASE_NAME = IntelGopDriver
|
||||
FILE_GUID = 767222f4-a9f4-41ba-9faa-edaa1405a486
|
||||
MODULE_TYPE = UEFI_DRIVER
|
||||
VERSION_STRING = 1.0
|
||||
|
||||
[Binaries.X64]
|
||||
PE32|IntelGopDriver.efi|*
|
1
models/darp10/MeteorLakeFspBinPkg
Symbolic link
1
models/darp10/MeteorLakeFspBinPkg
Symbolic link
@ -0,0 +1 @@
|
||||
../../fsp/mtl/4122.12/MeteorLakeFspBinPkg
|
12
models/darp10/README.md
Normal file
12
models/darp10/README.md
Normal file
@ -0,0 +1,12 @@
|
||||
# System76 Darter Pro (darp10)
|
||||
|
||||
## Contents
|
||||
|
||||
- [EC](./ec.rom)
|
||||
- *Read Error: No such file or directory (os error 2)*
|
||||
- [FD](./fd.rom)
|
||||
- Size: 16 KB
|
||||
- HAP: true
|
||||
- [ME](./me.rom)
|
||||
- Size: 10640 KB
|
||||
- Version: 18.0.5.2098
|
1
models/darp10/README.md.in
Normal file
1
models/darp10/README.md.in
Normal file
@ -0,0 +1 @@
|
||||
# System76 Darter Pro (darp10)
|
1
models/darp10/chip.txt
Normal file
1
models/darp10/chip.txt
Normal file
@ -0,0 +1 @@
|
||||
XM25QU256C
|
262
models/darp10/coreboot-collector.txt
Normal file
262
models/darp10/coreboot-collector.txt
Normal file
@ -0,0 +1,262 @@
|
||||
## PCI ##
|
||||
PCI Device: 0000:00:00.0: Class 0x00060000, Vendor 0x8086, Device 0x7D14, Revision 0x04
|
||||
PCI Device: 0000:00:02.0: Class 0x00030000, Vendor 0x8086, Device 0x7D55, Revision 0x08
|
||||
PCI Device: 0000:00:04.0: Class 0x00118000, Vendor 0x8086, Device 0x7D03, Revision 0x04
|
||||
PCI Device: 0000:00:07.0: Class 0x00060400, Vendor 0x8086, Device 0x7EC4, Revision 0x10
|
||||
PCI Device: 0000:00:08.0: Class 0x00088000, Vendor 0x8086, Device 0x7E4C, Revision 0x20
|
||||
PCI Device: 0000:00:0a.0: Class 0x00118000, Vendor 0x8086, Device 0x7D0D, Revision 0x01
|
||||
PCI Device: 0000:00:0b.0: Class 0x00120000, Vendor 0x8086, Device 0x7D1D, Revision 0x04
|
||||
PCI Device: 0000:00:0d.0: Class 0x000C0330, Vendor 0x8086, Device 0x7EC0, Revision 0x10
|
||||
PCI Device: 0000:00:0d.2: Class 0x000C0340, Vendor 0x8086, Device 0x7EC2, Revision 0x10
|
||||
PCI Device: 0000:00:0e.0: Class 0x00010400, Vendor 0x8086, Device 0x7D0B, Revision 0x00
|
||||
PCI Device: 0000:00:14.0: Class 0x000C0330, Vendor 0x8086, Device 0x7E7D, Revision 0x20
|
||||
PCI Device: 0000:00:14.2: Class 0x00050000, Vendor 0x8086, Device 0x7E7F, Revision 0x20
|
||||
PCI Device: 0000:00:14.3: Class 0x00028000, Vendor 0x8086, Device 0x7E40, Revision 0x20
|
||||
PCI Device: 0000:00:15.0: Class 0x000C8000, Vendor 0x8086, Device 0x7E78, Revision 0x20
|
||||
PCI Device: 0000:00:15.1: Class 0x000C8000, Vendor 0x8086, Device 0x7E79, Revision 0x20
|
||||
PCI Device: 0000:00:15.3: Class 0x000C8000, Vendor 0x8086, Device 0x7E7B, Revision 0x20
|
||||
PCI Device: 0000:00:16.0: Class 0x00078000, Vendor 0x8086, Device 0x7E70, Revision 0x20
|
||||
PCI Device: 0000:00:16.3: Class 0x00070002, Vendor 0x8086, Device 0x7E73, Revision 0x20
|
||||
PCI Device: 0000:00:1c.0: Class 0x00060400, Vendor 0x8086, Device 0x7E3D, Revision 0x20
|
||||
PCI Device: 0000:00:1f.0: Class 0x00060100, Vendor 0x8086, Device 0x7E02, Revision 0x20
|
||||
PCI Device: 0000:00:1f.3: Class 0x00040380, Vendor 0x8086, Device 0x7E28, Revision 0x20
|
||||
PCI Device: 0000:00:1f.4: Class 0x000C0500, Vendor 0x8086, Device 0x7E22, Revision 0x20
|
||||
PCI Device: 0000:00:1f.5: Class 0x000C8000, Vendor 0x8086, Device 0x7E23, Revision 0x20
|
||||
PCI Device: 0000:00:1f.6: Class 0x00020000, Vendor 0x8086, Device 0x550A, Revision 0x20
|
||||
PCI Device: 0000:2b:00.0: Class 0x00080501, Vendor 0x1217, Device 0x8621, Revision 0x01
|
||||
PCI Device: 10000:e0:06.0: Class 0x00088000, Vendor 0x8086, Device 0x09AB, Revision 0x00
|
||||
PCI Device: 10000:e0:06.1: Class 0x00060400, Vendor 0x8086, Device 0x7ECA, Revision 0x10
|
||||
PCI Device: 10000:e0:06.2: Class 0x00060400, Vendor 0x8086, Device 0x7ECB, Revision 0x10
|
||||
PCI Device: 10000:e1:00.0: Class 0x00010802, Vendor 0x144D, Device 0xA80A, Revision 0x00
|
||||
PCI Device: 10000:e2:00.0: Class 0x00010802, Vendor 0x144D, Device 0xA80A, Revision 0x00
|
||||
## GPIO ##
|
||||
MTL-H/U PCH
|
||||
GPP_V0 (0xD1,0x00) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V1 (0xD1,0x02) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V2 (0xD1,0x04) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V3 (0xD1,0x06) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V4 (0xD1,0x08) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V5 (0xD1,0x0A) 0x44000702 0x0003f018 0x00000000 0x00000000
|
||||
GPP_V6 (0xD1,0x0C) 0x44000702 0x0003fc19 0x00000000 0x00000000
|
||||
GPP_V7 (0xD1,0x0E) 0x44000702 0x0003fc1a 0x00000000 0x00000000
|
||||
GPP_V8 (0xD1,0x10) 0x44000702 0x0003f01b 0x00000000 0x00000000
|
||||
GPP_V9 (0xD1,0x12) 0x44000600 0x0003c01c 0x00000000 0x00000000
|
||||
GPP_V10 (0xD1,0x14) 0x44000600 0x0003c01d 0x00000000 0x00000000
|
||||
GPP_V11 (0xD1,0x16) 0x44000600 0x0003c01e 0x00000000 0x00000000
|
||||
GPP_V12 (0xD1,0x18) 0x44000200 0x0000001f 0x00000000 0x00000000
|
||||
GPP_V13 (0xD1,0x1A) 0x44000600 0x0003c020 0x00000000 0x00000000
|
||||
GPP_V14 (0xD1,0x1C) 0x44000600 0x0003c021 0x00000000 0x00000000
|
||||
GPP_V15 (0xD1,0x1E) 0x44000600 0x0003c022 0x00000000 0x00000000
|
||||
GPP_V16 (0xD1,0x20) 0x44000600 0x0003c023 0x00000000 0x00000000
|
||||
GPP_V17 (0xD1,0x22) 0x44000602 0x0003c024 0x00000000 0x00000000
|
||||
GPP_V18 (0xD1,0x24) 0x44000200 0x00000025 0x00000000 0x00000000
|
||||
GPP_V19 (0xD1,0x26) 0x44000602 0x0003c026 0x00000000 0x00000000
|
||||
GPP_V20 (0xD1,0x28) 0x44000200 0x00000027 0x00000000 0x00000000
|
||||
GPP_V21 (0xD1,0x2A) 0x44000200 0x00000028 0x00000000 0x00000000
|
||||
GPP_V22 (0xD1,0x2C) 0x44000200 0x00000029 0x00000000 0x00000000
|
||||
GPP_V23 (0xD1,0x2E) 0x44000200 0x0000002a 0x00000000 0x00000000
|
||||
GPP_C0 (0xD1,0x30) 0x44000600 0x0003c02b 0x00000000 0x00000000
|
||||
GPP_C1 (0xD1,0x32) 0x44000602 0x0003c02c 0x00000000 0x00000000
|
||||
GPP_C2 (0xD1,0x34) 0x44000600 0x0003c02d 0x00000000 0x00000000
|
||||
GPP_C3 (0xD1,0x36) 0x44000200 0x0003c02e 0x00000000 0x00000000
|
||||
GPP_C4 (0xD1,0x38) 0x44000200 0x0003c02f 0x00000000 0x00000000
|
||||
GPP_C5 (0xD1,0x3A) 0x44000702 0x0003f030 0x00000000 0x00000000
|
||||
GPP_C6 (0xD1,0x3C) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_C7 (0xD1,0x3E) 0x44000200 0x00000032 0x00000800 0x00000000
|
||||
GPP_C8 (0xD1,0x40) 0x44000702 0x0003c033 0x00000000 0x00000000
|
||||
GPP_C9 (0xD1,0x42) 0x44000702 0x0003c034 0x00000000 0x00000000
|
||||
GPP_C10 (0xD1,0x44) 0x44000200 0x00000035 0x00000000 0x00000000
|
||||
GPP_C11 (0xD1,0x46) 0x04000702 0x0003c036 0x00000000 0x00000000
|
||||
GPP_C12 (0xD1,0x48) 0x04000702 0x0003c037 0x00000000 0x00000000
|
||||
GPP_C13 (0xD1,0x4A) 0x44000200 0x00000038 0x00000000 0x00000000
|
||||
GPP_C14 (0xD1,0x4C) 0x44000200 0x00000039 0x00000000 0x00000000
|
||||
GPP_C15 (0xD1,0x4E) 0x44000200 0x0000003a 0x00000000 0x00000000
|
||||
GPP_C16 (0xD1,0x50) 0x44000702 0x0000003b 0x00000000 0x00000000
|
||||
GPP_C17 (0xD1,0x52) 0x44000702 0x0000003c 0x00000000 0x00000000
|
||||
GPP_C18 (0xD1,0x54) 0x44000200 0x0000003d 0x00000000 0x00000000
|
||||
GPP_C19 (0xD1,0x56) 0x44000200 0x0000003e 0x00000000 0x00000000
|
||||
GPP_C20 (0xD1,0x58) 0x44000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_C21 (0xD1,0x5A) 0x44000700 0x00024040 0x00000000 0x00000000
|
||||
GPP_C22 (0xD1,0x5C) 0x44000700 0x00024041 0x00000000 0x00000000
|
||||
GPP_C23 (0xD1,0x5E) 0x44000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_A0 (0xD2,0x00) 0x44000700 0x0003f048 0x00000000 0x00000000
|
||||
GPP_A1 (0xD2,0x02) 0x44000702 0x0003f049 0x00000000 0x00000000
|
||||
GPP_A2 (0xD2,0x04) 0x44000700 0x0003f04a 0x00000000 0x00000000
|
||||
GPP_A3 (0xD2,0x06) 0x44000700 0x0003f04b 0x00000000 0x00000000
|
||||
GPP_A4 (0xD2,0x08) 0x44000700 0x0003f04c 0x00000000 0x00000000
|
||||
GPP_A5 (0xD2,0x0A) 0x44000700 0x0003f04d 0x00000000 0x00000000
|
||||
GPP_A6 (0xD2,0x0C) 0x44000700 0x0003c04e 0x00000000 0x00000000
|
||||
GPP_A7 (0xD2,0x0E) 0x44000200 0x0000004f 0x00000000 0x00000000
|
||||
GPP_A8 (0xD2,0x10) 0x44000200 0x00000050 0x00000000 0x00000000
|
||||
GPP_A9 (0xD2,0x12) 0x44000200 0x00000051 0x00000000 0x00000000
|
||||
GPP_A10 (0xD2,0x14) 0x44000200 0x00000052 0x00000000 0x00000000
|
||||
GPP_A11 (0xD2,0x16) 0x44000200 0x00000053 0x00000000 0x00000000
|
||||
GPP_A12 (0xD2,0x18) 0x44000102 0x00000054 0x00000000 0x00000000
|
||||
GPP_A13 (0xD2,0x1A) 0x84000201 0x00003055 0x00000000 0x00000000
|
||||
GPP_A14 (0xD2,0x1C) 0x44000200 0x00000056 0x00000000 0x00000000
|
||||
GPP_A15 (0xD2,0x1E) 0x44000200 0x00000057 0x00000000 0x00000000
|
||||
GPP_A16 (0xD2,0x20) 0x44000702 0x0003f058 0x00000000 0x00000000
|
||||
GPP_A17 (0xD2,0x22) 0x44000200 0x00000059 0x00000000 0x00000000
|
||||
GPP_A18 (0xD2,0x24) 0x44000200 0x0000005a 0x00000000 0x00000000
|
||||
GPP_A19 (0xD2,0x26) 0x44000200 0x0000005b 0x00000000 0x00000000
|
||||
GPP_A20 (0xD2,0x28) 0x44000200 0x0000005c 0x00000000 0x00000000
|
||||
GPP_A21 (0xD2,0x2A) 0x44000702 0x0003fc5d 0x00000000 0x00000000
|
||||
GPP_E0 (0xD2,0x32) 0x44000200 0x00000060 0x00000000 0x00000000
|
||||
GPP_E1 (0xD2,0x34) 0x40100102 0x00003061 0x00000000 0x00000000
|
||||
GPP_E2 (0xD2,0x36) 0x44000100 0x00000062 0x00000000 0x00000000
|
||||
GPP_E3 (0xD2,0x38) 0x44000102 0x00000063 0x00000000 0x00000000
|
||||
GPP_E4 (0xD2,0x3A) 0x44000200 0x00000064 0x00000000 0x00000000
|
||||
GPP_E5 (0xD2,0x3C) 0x44000200 0x00000065 0x00000000 0x00000000
|
||||
GPP_E6 (0xD2,0x3E) 0x44000200 0x00000066 0x00000800 0x00000000
|
||||
GPP_E7 (0xD2,0x40) 0x44000200 0x00000067 0x00000000 0x00000000
|
||||
GPP_E8 (0xD2,0x42) 0x44000200 0x00000068 0x00000000 0x00000000
|
||||
GPP_E9 (0xD2,0x44) 0x44000102 0x00000069 0x00000800 0x00000000
|
||||
GPP_E10 (0xD2,0x46) 0x44000200 0x0000006a 0x00000000 0x00000000
|
||||
GPP_E11 (0xD2,0x48) 0x44000102 0x0000006b 0x00000000 0x00000000
|
||||
GPP_E12 (0xD2,0x4A) 0x44000200 0x0000006c 0x00000000 0x00000000
|
||||
GPP_E13 (0xD2,0x4C) 0x44000200 0x0000006d 0x00000000 0x00000000
|
||||
GPP_E14 (0xD2,0x4E) 0x44000700 0x0002406e 0x00000000 0x00000000
|
||||
GPP_E15 (0xD2,0x50) 0x44000200 0x0000006f 0x00000000 0x00000000
|
||||
GPP_E16 (0xD2,0x52) 0x44000b02 0x0003c070 0x00000000 0x00000000
|
||||
GPP_E17 (0xD2,0x54) 0x44000200 0x00000071 0x00000000 0x00000000
|
||||
GPP_E18 (0xD2,0x56) 0x44000200 0x00000072 0x00000000 0x00000000
|
||||
GPP_E19 (0xD2,0x58) 0x44000200 0x00000073 0x00000000 0x00000000
|
||||
GPP_E20 (0xD2,0x5A) 0x44000200 0x00000074 0x00000000 0x00000000
|
||||
GPP_E21 (0xD2,0x5C) 0x44000200 0x00000075 0x00000000 0x00000000
|
||||
GPP_E22 (0xD2,0x5E) 0x44000200 0x00000076 0x00000000 0x00000000
|
||||
GPP_H0 (0xD3,0x00) 0x44000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_H1 (0xD3,0x02) 0x44000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_H2 (0xD3,0x04) 0x44000200 0x0000001a 0x00000000 0x00000000
|
||||
GPP_H3 (0xD3,0x06) 0x44000200 0x0000001b 0x00000000 0x00000000
|
||||
GPP_H4 (0xD3,0x08) 0x44000200 0x0000001c 0x00000000 0x00000000
|
||||
GPP_H5 (0xD3,0x0A) 0x44000200 0x0000001d 0x00000000 0x00000000
|
||||
GPP_H6 (0xD3,0x0C) 0x44000600 0x0000001e 0x00000000 0x00000000
|
||||
GPP_H7 (0xD3,0x0E) 0x44000600 0x0000001f 0x00000000 0x00000000
|
||||
GPP_H8 (0xD3,0x10) 0x44000200 0x00000020 0x00000000 0x00000000
|
||||
GPP_H9 (0xD3,0x12) 0x44000200 0x00000021 0x00000000 0x00000000
|
||||
GPP_H10 (0xD3,0x14) 0x44000200 0x00000022 0x00000000 0x00000000
|
||||
GPP_H11 (0xD3,0x16) 0x44000200 0x00000023 0x00000000 0x00000000
|
||||
GPP_H12 (0xD3,0x18) 0x44000200 0x00000024 0x00000000 0x00000000
|
||||
GPP_H13 (0xD3,0x1A) 0x44000600 0x0003c025 0x00000000 0x00000000
|
||||
GPP_H14 (0xD3,0x1C) 0x44000200 0x00000026 0x00000000 0x00000000
|
||||
GPP_H15 (0xD3,0x1E) 0x44000200 0x00000027 0x00000000 0x00000000
|
||||
GPP_H16 (0xD3,0x20) 0x44000200 0x00000028 0x00000000 0x00000000
|
||||
GPP_H17 (0xD3,0x22) 0x44000200 0x00000029 0x00000000 0x00000000
|
||||
GPP_H18 (0xD3,0x24) 0x44000200 0x0000002a 0x00000000 0x00000000
|
||||
GPP_H19 (0xD3,0x26) 0x44000702 0x0000002b 0x00000000 0x00000000
|
||||
GPP_H20 (0xD3,0x28) 0x44000702 0x0000002c 0x00000000 0x00000000
|
||||
GPP_H21 (0xD3,0x2A) 0x44000702 0x0000002d 0x00000000 0x00000000
|
||||
GPP_H22 (0xD3,0x2C) 0x44000602 0x0000002e 0x00000000 0x00000000
|
||||
GPP_F0 (0xD3,0x34) 0x44000700 0x0003c030 0x00000000 0x00000000
|
||||
GPP_F1 (0xD3,0x36) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_F2 (0xD3,0x38) 0x44000700 0x0003c032 0x00000000 0x00000000
|
||||
GPP_F3 (0xD3,0x3A) 0x44000700 0x0003f033 0x00000000 0x00000000
|
||||
GPP_F4 (0xD3,0x3C) 0x44000700 0x0003c034 0x00000000 0x00000000
|
||||
GPP_F5 (0xD3,0x3E) 0x44000d00 0x0003c035 0x00000000 0x00000000
|
||||
GPP_F6 (0xD3,0x40) 0x44000200 0x00000036 0x00000000 0x00000000
|
||||
GPP_F7 (0xD3,0x42) 0x44000200 0x00000037 0x00000000 0x00000000
|
||||
GPP_F8 (0xD3,0x44) 0x44000200 0x00000038 0x00000000 0x00000000
|
||||
GPP_F9 (0xD3,0x46) 0x44000102 0x00000039 0x00000000 0x00000000
|
||||
GPP_F10 (0xD3,0x48) 0x44000200 0x0000003a 0x00000000 0x00000000
|
||||
GPP_F11 (0xD3,0x4A) 0x44000200 0x0000003b 0x00000000 0x00000000
|
||||
GPP_F12 (0xD3,0x4C) 0x44002102 0x0000003c 0x00000000 0x00000000
|
||||
GPP_F13 (0xD3,0x4E) 0x44002102 0x0000003d 0x00000000 0x00000000
|
||||
GPP_F14 (0xD3,0x50) 0x44000200 0x0000003e 0x00000000 0x00000000
|
||||
GPP_F15 (0xD3,0x52) 0x44000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_F16 (0xD3,0x54) 0x44000200 0x00000040 0x00000000 0x00000000
|
||||
GPP_F17 (0xD3,0x56) 0x44000200 0x00000041 0x00000000 0x00000000
|
||||
GPP_F18 (0xD3,0x58) 0x44000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_F19 (0xD3,0x5A) 0x44000200 0x00000043 0x00000000 0x00000000
|
||||
GPP_F20 (0xD3,0x5C) 0x44000200 0x00000044 0x00000000 0x00000000
|
||||
GPP_F21 (0xD3,0x5E) 0x44000200 0x00000045 0x00000800 0x00000000
|
||||
GPP_F22 (0xD3,0x60) 0x44000200 0x00000046 0x00000000 0x00000000
|
||||
GPP_F23 (0xD3,0x62) 0x44000200 0x00000047 0x00000000 0x00000000
|
||||
GPP_S0 (0xD4,0x00) 0x44000200 0x01800050 0x00000000 0x00000000
|
||||
GPP_S1 (0xD4,0x02) 0x44000200 0x01800051 0x00000000 0x00000000
|
||||
GPP_S2 (0xD4,0x04) 0x44000200 0x01800052 0x00000000 0x00000000
|
||||
GPP_S3 (0xD4,0x06) 0x44000200 0x01800053 0x00000000 0x00000000
|
||||
GPP_S4 (0xD4,0x08) 0x44000200 0x01800054 0x00000000 0x00000000
|
||||
GPP_S5 (0xD4,0x0A) 0x44000200 0x01800055 0x00000000 0x00000000
|
||||
GPP_S6 (0xD4,0x0C) 0x44000200 0x01800056 0x00000000 0x00000000
|
||||
GPP_S7 (0xD4,0x0E) 0x44000200 0x01800057 0x00000000 0x00000000
|
||||
GPP_B0 (0xD5,0x00) 0x80800102 0x00000058 0x00000000 0x00000000
|
||||
GPP_B1 (0xD5,0x02) 0x44000200 0x00000059 0x00000000 0x00000000
|
||||
GPP_B2 (0xD5,0x04) 0x44000200 0x0000005a 0x00000000 0x00000000
|
||||
GPP_B3 (0xD5,0x06) 0x44000200 0x0000005b 0x00000000 0x00000000
|
||||
GPP_B4 (0xD5,0x08) 0x44000200 0x0000005c 0x00000000 0x00000000
|
||||
GPP_B5 (0xD5,0x0A) 0x44000200 0x0000005d 0x00000000 0x00000000
|
||||
GPP_B6 (0xD5,0x0C) 0x44000200 0x0000005e 0x00000000 0x00000000
|
||||
GPP_B7 (0xD5,0x0E) 0x44000200 0x0000005f 0x00000000 0x00000000
|
||||
GPP_B8 (0xD5,0x10) 0x44000200 0x00000060 0x00000000 0x00000000
|
||||
GPP_B9 (0xD5,0x12) 0x44000200 0x00000061 0x00000000 0x00000000
|
||||
GPP_B10 (0xD5,0x14) 0x44000200 0x00000062 0x00000000 0x00000000
|
||||
GPP_B11 (0xD5,0x16) 0x44000b02 0x00024063 0x00000000 0x00000000
|
||||
GPP_B12 (0xD5,0x18) 0x44000700 0x0003c064 0x00000000 0x00000000
|
||||
GPP_B13 (0xD5,0x1A) 0x44000700 0x0003c065 0x00000000 0x00000000
|
||||
GPP_B14 (0xD5,0x1C) 0x44000102 0x00000066 0x00000000 0x00000000
|
||||
GPP_B15 (0xD5,0x1E) 0x44000102 0x00000067 0x00000000 0x00000000
|
||||
GPP_B16 (0xD5,0x20) 0x44000200 0x00000068 0x00000000 0x00000000
|
||||
GPP_B17 (0xD5,0x22) 0x44000200 0x00000069 0x00000000 0x00000000
|
||||
GPP_B18 (0xD5,0x24) 0x44000201 0x0000006a 0x00000000 0x00000000
|
||||
GPP_B19 (0xD5,0x26) 0x44000201 0x0000006b 0x00000000 0x00000000
|
||||
GPP_B20 (0xD5,0x28) 0x44000200 0x0000006c 0x00000000 0x00000000
|
||||
GPP_B21 (0xD5,0x2A) 0x84000200 0x0000006d 0x00000000 0x00000000
|
||||
GPP_B22 (0xD5,0x2C) 0x44000200 0x0000006e 0x00000000 0x00000000
|
||||
GPP_B23 (0xD5,0x2E) 0x44000200 0x0000006f 0x00000000 0x00000000
|
||||
GPP_D0 (0xD5,0x32) 0x44000201 0x00000070 0x00000000 0x00000000
|
||||
GPP_D1 (0xD5,0x34) 0x44000201 0x00000071 0x00000000 0x00000000
|
||||
GPP_D2 (0xD5,0x36) 0x44000201 0x00000072 0x00000000 0x00000000
|
||||
GPP_D3 (0xD5,0x38) 0x44000200 0x00000073 0x00000000 0x00000000
|
||||
GPP_D4 (0xD5,0x3A) 0x44000200 0x00000074 0x00000000 0x00000000
|
||||
GPP_D5 (0xD5,0x3C) 0x44000201 0x00000075 0x00000000 0x00000000
|
||||
GPP_D6 (0xD5,0x3E) 0x44000200 0x00000076 0x00000000 0x00000000
|
||||
GPP_D7 (0xD5,0x40) 0x44000200 0x00000077 0x00000000 0x00000000
|
||||
GPP_D8 (0xD5,0x42) 0x44000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_D9 (0xD5,0x44) 0x44000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_D10 (0xD5,0x46) 0x44000600 0x0003c01a 0x00000000 0x00000000
|
||||
GPP_D11 (0xD5,0x48) 0x44000700 0x0003fc1b 0x00000000 0x00000000
|
||||
GPP_D12 (0xD5,0x4A) 0x44000600 0x0003fc1c 0x00000000 0x00000000
|
||||
GPP_D13 (0xD5,0x4C) 0x44000700 0x0003fc1d 0x00000000 0x00000000
|
||||
GPP_D14 (0xD5,0x4E) 0x44000200 0x0000001e 0x00000000 0x00000000
|
||||
GPP_D15 (0xD5,0x50) 0x44000200 0x0000001f 0x00000000 0x00000000
|
||||
GPP_D16 (0xD5,0x52) 0x44000200 0x00000020 0x00000000 0x00000000
|
||||
GPP_D17 (0xD5,0x54) 0x44000700 0x0003c021 0x00000000 0x00000000
|
||||
GPP_D18 (0xD5,0x56) 0x44000700 0x00000022 0x00000000 0x00000000
|
||||
GPP_D19 (0xD5,0x58) 0x44000702 0x00000023 0x00000000 0x00000000
|
||||
GPP_D20 (0xD5,0x5A) 0x44000700 0x00000024 0x00000000 0x00000000
|
||||
GPP_D21 (0xD5,0x5C) 0x44000b02 0x00000025 0x00000000 0x00000000
|
||||
GPP_D22 (0xD5,0x5E) 0x44000700 0x0003fc26 0x00000000 0x00000000
|
||||
GPP_D23 (0xD5,0x60) 0x44000702 0x0003fc27 0x00000000 0x00000000
|
||||
## HDAUDIO ##
|
||||
hdaudioC0D0
|
||||
vendor_name: Realtek
|
||||
chip_name: ALC245
|
||||
vendor_id: 0x10ec0245
|
||||
subsystem_id: 0x1558a763
|
||||
revision_id: 0x100001
|
||||
0x12: 0x90a60130
|
||||
0x13: 0x40000000
|
||||
0x14: 0x90170110
|
||||
0x17: 0x411111f0
|
||||
0x18: 0x411111f0
|
||||
0x19: 0x411111f0
|
||||
0x1a: 0x411111f0
|
||||
0x1b: 0x411111f0
|
||||
0x1d: 0x40789b2d
|
||||
0x1e: 0x411111f0
|
||||
0x21: 0x04211020
|
||||
hdaudioC0D2
|
||||
vendor_name: Intel
|
||||
chip_name: Meteor Lake HDMI
|
||||
vendor_id: 0x8086281d
|
||||
subsystem_id: 0x80860101
|
||||
revision_id: 0x100000
|
||||
0x04: 0x18560010
|
||||
0x06: 0x18560010
|
||||
0x08: 0x18560010
|
||||
0x0a: 0x18560010
|
||||
0x0b: 0x18560010
|
||||
0x0c: 0x18560010
|
||||
0x0d: 0x18560010
|
||||
0x0e: 0x18560010
|
||||
0x0f: 0x18560010
|
26
models/darp10/coreboot.config
Normal file
26
models/darp10/coreboot.config
Normal file
@ -0,0 +1,26 @@
|
||||
CONFIG_VENDOR_SYSTEM76=y
|
||||
CONFIG_BOARD_SYSTEM76_DARP10=y
|
||||
CONFIG_CCACHE=y
|
||||
CONFIG_CONSOLE_SERIAL=n
|
||||
CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS=y
|
||||
CONFIG_CPU_UCODE_BINARIES="$(FIRMWARE_OPEN_MODEL_DIR)/microcode.rom"
|
||||
CONFIG_HAVE_GBE_BIN=y
|
||||
CONFIG_GBE_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/gbe.rom"
|
||||
CONFIG_HAVE_IFD_BIN=y
|
||||
CONFIG_IFD_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/fd.rom"
|
||||
CONFIG_HAVE_ME_BIN=y
|
||||
CONFIG_ME_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/me.rom"
|
||||
CONFIG_PAYLOAD_ELF=y
|
||||
CONFIG_PAYLOAD_FILE="$(FIRMWARE_OPEN_UEFIPAYLOAD)"
|
||||
CONFIG_POST_IO=n
|
||||
CONFIG_SMMSTORE=y
|
||||
CONFIG_SMMSTORE_V2=y
|
||||
CONFIG_USE_OPTION_TABLE=y
|
||||
CONFIG_VALIDATE_INTEL_DESCRIPTOR=y
|
||||
#CONFIG_CONSOLE_SYSTEM76_EC=y
|
||||
|
||||
# Custom FSP
|
||||
CONFIG_ADD_FSP_BINARIES=y
|
||||
CONFIG_FSP_FULL_FD=y
|
||||
CONFIG_FSP_FD_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Fsp.fd"
|
||||
CONFIG_FSP_HEADER_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Include"
|
1
models/darp10/ec.config
Normal file
1
models/darp10/ec.config
Normal file
@ -0,0 +1 @@
|
||||
BOARD=system76/darp10
|
113
models/darp10/ecspy.txt
Normal file
113
models/darp10/ecspy.txt
Normal file
@ -0,0 +1,113 @@
|
||||
id 5570 rev 7
|
||||
A0: data 1 mirror 1 pot 0 control 40
|
||||
A1: data 1 mirror 1 pot 0 control 80
|
||||
A2: data 0 mirror 1 pot 0 control 00
|
||||
A3: data 1 mirror 1 pot 0 control 00
|
||||
A4: data 1 mirror 1 pot 0 control 80
|
||||
A5: data 0 mirror 0 pot 0 control 00
|
||||
A6: data 0 mirror 0 pot 0 control 00
|
||||
A7: data 0 mirror 0 pot 0 control 00
|
||||
B0: data 0 mirror 0 pot 0 control 84
|
||||
B1: data 1 mirror 1 pot 0 control 84
|
||||
B2: data 1 mirror 1 pot 0 control 84
|
||||
B3: data 1 mirror 1 pot 0 control 80
|
||||
B4: data 1 mirror 1 pot 0 control 40
|
||||
B5: data 1 mirror 1 pot 0 control 80
|
||||
B6: data 1 mirror 1 pot 0 control 40
|
||||
B7: data 1 mirror 1 pot 0 control 80
|
||||
C0: data 1 mirror 1 pot 0 control 80
|
||||
C1: data 1 mirror 1 pot 0 control 04
|
||||
C2: data 1 mirror 1 pot 0 control 04
|
||||
C3: data 0 mirror 0 pot 0 control 04
|
||||
C4: data 0 mirror 0 pot 0 control 84
|
||||
C5: data 0 mirror 0 pot 0 control 04
|
||||
C6: data 0 mirror 0 pot 0 control 80
|
||||
C7: data 1 mirror 1 pot 0 control 44
|
||||
D0: data 1 mirror 1 pot 0 control 40
|
||||
D1: data 1 mirror 1 pot 0 control 44
|
||||
D2: data 1 mirror 1 pot 0 control 00
|
||||
D3: data 1 mirror 1 pot 0 control 80
|
||||
D4: data 1 mirror 1 pot 0 control 40
|
||||
D5: data 1 mirror 1 pot 0 control 40
|
||||
D6: data 0 mirror 0 pot 0 control 02
|
||||
D7: data 0 mirror 1 pot 0 control 02
|
||||
E0: data 1 mirror 1 pot 0 control 04
|
||||
E1: data 1 mirror 1 pot 0 control 40
|
||||
E2: data 1 mirror 1 pot 0 control 80
|
||||
E3: data 1 mirror 1 pot 0 control 44
|
||||
E4: data 1 mirror 1 pot 0 control 40
|
||||
E5: data 1 mirror 1 pot 0 control 40
|
||||
E6: data 0 mirror 0 pot 0 control 80
|
||||
E7: data 1 mirror 1 pot 0 control 04
|
||||
F0: data 0 mirror 0 pot 0 control 44
|
||||
F1: data 1 mirror 1 pot 0 control 40
|
||||
F2: data 1 mirror 1 pot 0 control 44
|
||||
F3: data 1 mirror 1 pot 0 control 44
|
||||
F4: data 0 mirror 0 pot 0 control 04
|
||||
F5: data 1 mirror 1 pot 0 control 04
|
||||
F6: data 0 mirror 0 pot 0 control 00
|
||||
F7: data 1 mirror 1 pot 1 control 44
|
||||
G0: data 1 mirror 1 pot 0 control 80
|
||||
G1: data 1 mirror 1 pot 0 control 80
|
||||
G2: data 1 mirror 1 pot 0 control 80
|
||||
G3: data 0 mirror 0 pot 0 control 00
|
||||
G4: data 0 mirror 0 pot 0 control 00
|
||||
G5: data 0 mirror 0 pot 0 control 00
|
||||
G6: data 0 mirror 0 pot 0 control 40
|
||||
G7: data 0 mirror 0 pot 0 control 00
|
||||
H0: data 1 mirror 1 pot 0 control 80
|
||||
H1: data 1 mirror 1 pot 0 control 80
|
||||
H2: data 0 mirror 0 pot 0 control 44
|
||||
H3: data 1 mirror 1 pot 0 control 80
|
||||
H4: data 1 mirror 1 pot 0 control 80
|
||||
H5: data 0 mirror 0 pot 0 control 40
|
||||
H6: data 1 mirror 1 pot 0 control 80
|
||||
H7: data 1 mirror 1 pot 0 control 80
|
||||
I0: data 0 mirror 0 pot 0 control 00
|
||||
I1: data 0 mirror 0 pot 0 control 00
|
||||
I2: data 1 mirror 1 pot 0 control 84
|
||||
I3: data 0 mirror 0 pot 0 control 00
|
||||
I4: data 0 mirror 0 pot 0 control 00
|
||||
I5: data 0 mirror 0 pot 0 control 40
|
||||
I6: data 0 mirror 0 pot 0 control 00
|
||||
I7: data 0 mirror 0 pot 0 control 00
|
||||
J0: data 1 mirror 1 pot 0 control 40
|
||||
J1: data 1 mirror 1 pot 0 control 40
|
||||
J2: data 0 mirror 0 pot 0 control 00
|
||||
J3: data 0 mirror 0 pot 0 control 80
|
||||
J4: data 1 mirror 1 pot 0 control 40
|
||||
J5: data 0 mirror 0 pot 0 control 80
|
||||
J6: data 0 mirror 0 pot 0 control 44
|
||||
J7: data 1 mirror 1 pot 0 control 84
|
||||
M0: data 1 mirror 1 control 06
|
||||
M1: data 1 mirror 1 control 06
|
||||
M2: data 1 mirror 1 control 06
|
||||
M3: data 1 mirror 1 control 06
|
||||
M4: data 0 mirror 1 control 06
|
||||
M5: data 0 mirror 0 control 00
|
||||
M6: data 1 mirror 1 control 86
|
||||
M7: data 0 mirror 0 control 00
|
||||
GCR: 0x04
|
||||
GCR1: 0x00
|
||||
GCR2: 0x00
|
||||
GCR3: 0x40
|
||||
GCR4: 0x00
|
||||
GCR5: 0x00
|
||||
GCR6: 0x00
|
||||
GCR7: 0x00
|
||||
GCR8: 0x10
|
||||
GCR9: 0x20
|
||||
GCR10: 0x02
|
||||
GCR11: 0x00
|
||||
GCR12: 0x00
|
||||
GCR13: 0x00
|
||||
GCR14: 0x00
|
||||
GCR15: 0x10
|
||||
GCR16: 0x00
|
||||
GCR17: 0x00
|
||||
GCR18: 0x00
|
||||
GCR19: 0x81
|
||||
GCR20: 0x80
|
||||
GCR21: 0x66
|
||||
GCR22: 0x80
|
||||
GCR23: 0x01
|
9
models/darp10/edk2.config
Normal file
9
models/darp10/edk2.config
Normal file
@ -0,0 +1,9 @@
|
||||
BOOTLOADER=COREBOOT
|
||||
DISABLE_SERIAL_TERMINAL=TRUE
|
||||
PLATFORM_BOOT_TIMEOUT=2
|
||||
PS2_KEYBOARD_ENABLE=TRUE
|
||||
SECURE_BOOT_ENABLE=TRUE
|
||||
SERIAL_DRIVER_ENABLE=FALSE
|
||||
SHELL_TYPE=NONE
|
||||
TPM_ENABLE=TRUE
|
||||
#SYSTEM76_EC_LOGGING=TRUE
|
BIN
models/darp10/fd.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10/fd.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10/gbe.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10/gbe.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10/me.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10/me.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10/microcode.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10/microcode.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp10/vbt.rom
(Stored with Git LFS)
Normal file
BIN
models/darp10/vbt.rom
(Stored with Git LFS)
Normal file
Binary file not shown.
BIN
models/darp7/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/darp7/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5116 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/darp7/me.rom
(Stored with Git LFS)
BIN
models/darp7/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/darp7/vbt.rom
(Stored with Git LFS)
BIN
models/darp7/vbt.rom
(Stored with Git LFS)
Binary file not shown.
@ -1 +0,0 @@
|
||||
../oryp11/AlderLakeFspBinPkg
|
BIN
models/galp5/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/galp5/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5116 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/galp5/me.rom
(Stored with Git LFS)
BIN
models/galp5/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/galp5/vbt.rom
(Stored with Git LFS)
BIN
models/galp5/vbt.rom
(Stored with Git LFS)
Binary file not shown.
@ -1 +0,0 @@
|
||||
../oryp11/AlderLakeFspBinPkg
|
BIN
models/gaze16-3050/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/gaze16-3050/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5116 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/gaze16-3050/me.rom
(Stored with Git LFS)
BIN
models/gaze16-3050/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/gaze16-3050/vbt.rom
(Stored with Git LFS)
BIN
models/gaze16-3050/vbt.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/gaze16-3060-b/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/gaze16-3060-b/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5108 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/gaze16-3060-b/me.rom
(Stored with Git LFS)
BIN
models/gaze16-3060-b/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/gaze16-3060-b/vbt.rom
(Stored with Git LFS)
BIN
models/gaze16-3060-b/vbt.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/gaze16-3060/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/gaze16-3060/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5116 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/gaze16-3060/me.rom
(Stored with Git LFS)
BIN
models/gaze16-3060/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/gaze16-3060/vbt.rom
(Stored with Git LFS)
BIN
models/gaze16-3060/vbt.rom
(Stored with Git LFS)
Binary file not shown.
@ -1 +0,0 @@
|
||||
../oryp11/AlderLakeFspBinPkg
|
BIN
models/lemp10/IntelGopDriver.efi
(Stored with Git LFS)
BIN
models/lemp10/IntelGopDriver.efi
(Stored with Git LFS)
Binary file not shown.
@ -9,4 +9,4 @@
|
||||
- HAP: false
|
||||
- [ME](./me.rom)
|
||||
- Size: 5116 KB
|
||||
- Version: 15.0.41.2158
|
||||
- Version: 15.0.49.2573
|
||||
|
BIN
models/lemp10/me.rom
(Stored with Git LFS)
BIN
models/lemp10/me.rom
(Stored with Git LFS)
Binary file not shown.
BIN
models/lemp10/vbt.rom
(Stored with Git LFS)
BIN
models/lemp10/vbt.rom
(Stored with Git LFS)
Binary file not shown.
@ -1 +0,0 @@
|
||||
../oryp11/AlderLakeFspBinPkg
|
BIN
models/lemp13-b/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
BIN
models/lemp13-b/IntelGopDriver.efi
(Stored with Git LFS)
Normal file
Binary file not shown.
9
models/lemp13-b/IntelGopDriver.inf
Normal file
9
models/lemp13-b/IntelGopDriver.inf
Normal file
@ -0,0 +1,9 @@
|
||||
[Defines]
|
||||
INF_VERSION = 0x00010005
|
||||
BASE_NAME = IntelGopDriver
|
||||
FILE_GUID = 767222f4-a9f4-41ba-9faa-edaa1405a486
|
||||
MODULE_TYPE = UEFI_DRIVER
|
||||
VERSION_STRING = 1.0
|
||||
|
||||
[Binaries.X64]
|
||||
PE32|IntelGopDriver.efi|*
|
1
models/lemp13-b/MeteorLakeFspBinPkg
Symbolic link
1
models/lemp13-b/MeteorLakeFspBinPkg
Symbolic link
@ -0,0 +1 @@
|
||||
../../fsp/mtl/4122.12/MeteorLakeFspBinPkg
|
12
models/lemp13-b/README.md
Normal file
12
models/lemp13-b/README.md
Normal file
@ -0,0 +1,12 @@
|
||||
# System76 Lemur Pro (lemp13-b)
|
||||
|
||||
## Contents
|
||||
|
||||
- [EC](./ec.rom)
|
||||
- *Read Error: No such file or directory (os error 2)*
|
||||
- [FD](./fd.rom)
|
||||
- Size: 16 KB
|
||||
- HAP: true
|
||||
- [ME](./me.rom)
|
||||
- Size: 10128 KB
|
||||
- Version: 18.0.5.2066
|
1
models/lemp13-b/README.md.in
Normal file
1
models/lemp13-b/README.md.in
Normal file
@ -0,0 +1 @@
|
||||
# System76 Lemur Pro (lemp13-b)
|
1
models/lemp13-b/chip.txt
Normal file
1
models/lemp13-b/chip.txt
Normal file
@ -0,0 +1 @@
|
||||
XM25QU256C
|
260
models/lemp13-b/coreboot-collector.txt
Normal file
260
models/lemp13-b/coreboot-collector.txt
Normal file
@ -0,0 +1,260 @@
|
||||
## PCI ##
|
||||
PCI Device: 0000:00:00.0: Class 0x00060000, Vendor 0x8086, Device 0x7D02, Revision 0x04
|
||||
PCI Device: 0000:00:02.0: Class 0x00030000, Vendor 0x8086, Device 0x7D45, Revision 0x08
|
||||
PCI Device: 0000:00:04.0: Class 0x00118000, Vendor 0x8086, Device 0x7D03, Revision 0x04
|
||||
PCI Device: 0000:00:07.0: Class 0x00060400, Vendor 0x8086, Device 0x7EC4, Revision 0x10
|
||||
PCI Device: 0000:00:08.0: Class 0x00088000, Vendor 0x8086, Device 0x7E4C, Revision 0x20
|
||||
PCI Device: 0000:00:0a.0: Class 0x00118000, Vendor 0x8086, Device 0x7D0D, Revision 0x01
|
||||
PCI Device: 0000:00:0b.0: Class 0x00120000, Vendor 0x8086, Device 0x7D1D, Revision 0x04
|
||||
PCI Device: 0000:00:0d.0: Class 0x000C0330, Vendor 0x8086, Device 0x7EC0, Revision 0x10
|
||||
PCI Device: 0000:00:0d.2: Class 0x000C0340, Vendor 0x8086, Device 0x7EC2, Revision 0x10
|
||||
PCI Device: 0000:00:0e.0: Class 0x00010400, Vendor 0x8086, Device 0x7D0B, Revision 0x00
|
||||
PCI Device: 0000:00:14.0: Class 0x000C0330, Vendor 0x8086, Device 0x7E7D, Revision 0x20
|
||||
PCI Device: 0000:00:14.2: Class 0x00050000, Vendor 0x8086, Device 0x7E7F, Revision 0x20
|
||||
PCI Device: 0000:00:14.3: Class 0x00028000, Vendor 0x8086, Device 0x7E40, Revision 0x20
|
||||
PCI Device: 0000:00:15.0: Class 0x000C8000, Vendor 0x8086, Device 0x7E78, Revision 0x20
|
||||
PCI Device: 0000:00:15.1: Class 0x000C8000, Vendor 0x8086, Device 0x7E79, Revision 0x20
|
||||
PCI Device: 0000:00:16.0: Class 0x00078000, Vendor 0x8086, Device 0x7E70, Revision 0x20
|
||||
PCI Device: 0000:00:16.3: Class 0x00070002, Vendor 0x8086, Device 0x7E73, Revision 0x20
|
||||
PCI Device: 0000:00:19.0: Class 0x000C8000, Vendor 0x8086, Device 0x7E50, Revision 0x20
|
||||
PCI Device: 0000:00:19.1: Class 0x000C8000, Vendor 0x8086, Device 0x7E51, Revision 0x20
|
||||
PCI Device: 0000:00:1c.0: Class 0x00060400, Vendor 0x8086, Device 0x7E38, Revision 0x20
|
||||
PCI Device: 0000:00:1f.0: Class 0x00060100, Vendor 0x8086, Device 0x7E03, Revision 0x20
|
||||
PCI Device: 0000:00:1f.3: Class 0x00040380, Vendor 0x8086, Device 0x7E28, Revision 0x20
|
||||
PCI Device: 0000:00:1f.4: Class 0x000C0500, Vendor 0x8086, Device 0x7E22, Revision 0x20
|
||||
PCI Device: 0000:00:1f.5: Class 0x000C8000, Vendor 0x8086, Device 0x7E23, Revision 0x20
|
||||
PCI Device: 0000:2b:00.0: Class 0x00080501, Vendor 0x1217, Device 0x8621, Revision 0x01
|
||||
PCI Device: 10000:e0:06.0: Class 0x00088000, Vendor 0x8086, Device 0x09AB, Revision 0x00
|
||||
PCI Device: 10000:e0:06.1: Class 0x00060400, Vendor 0x8086, Device 0x7ECA, Revision 0x10
|
||||
PCI Device: 10000:e1:00.0: Class 0x00010802, Vendor 0x144D, Device 0xA80A, Revision 0x00
|
||||
## GPIO ##
|
||||
MTL-H/U PCH
|
||||
GPP_V0 (0xD1,0x00) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V1 (0xD1,0x02) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V2 (0xD1,0x04) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V3 (0xD1,0x06) 0x40000700 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V4 (0xD1,0x08) 0x40000702 0x0003c000 0x00000000 0x00000000
|
||||
GPP_V5 (0xD1,0x0A) 0x44000702 0x0003f018 0x00000000 0x00000000
|
||||
GPP_V6 (0xD1,0x0C) 0x44000702 0x0003fc19 0x00000000 0x00000000
|
||||
GPP_V7 (0xD1,0x0E) 0x44000102 0x0003fc1a 0x00000000 0x00000000
|
||||
GPP_V8 (0xD1,0x10) 0x44000702 0x0003c01b 0x00000000 0x00000000
|
||||
GPP_V9 (0xD1,0x12) 0x44000600 0x0003c01c 0x00000000 0x00000000
|
||||
GPP_V10 (0xD1,0x14) 0x44000600 0x0003c01d 0x00000000 0x00000000
|
||||
GPP_V11 (0xD1,0x16) 0x44000600 0x0003c01e 0x00000000 0x00000000
|
||||
GPP_V12 (0xD1,0x18) 0x44000300 0x0000001f 0x00000000 0x00000000
|
||||
GPP_V13 (0xD1,0x1A) 0x44000600 0x0003c020 0x00000000 0x00000000
|
||||
GPP_V14 (0xD1,0x1C) 0x44000600 0x0003c021 0x00000000 0x00000000
|
||||
GPP_V15 (0xD1,0x1E) 0x84000600 0x0003c022 0x00000000 0x00000000
|
||||
GPP_V16 (0xD1,0x20) 0x84000200 0x0003c023 0x00000000 0x00000000
|
||||
GPP_V17 (0xD1,0x22) 0x84000200 0x0003c024 0x00000000 0x00000000
|
||||
GPP_V18 (0xD1,0x24) 0x44000300 0x00000025 0x00000000 0x00000000
|
||||
GPP_V19 (0xD1,0x26) 0x44000702 0x0003c026 0x00000000 0x00000000
|
||||
GPP_V20 (0xD1,0x28) 0x44000300 0x00000027 0x00000000 0x00000000
|
||||
GPP_V21 (0xD1,0x2A) 0x44000300 0x00000028 0x00000000 0x00000000
|
||||
GPP_V22 (0xD1,0x2C) 0x44000300 0x00000029 0x00000000 0x00000000
|
||||
GPP_V23 (0xD1,0x2E) 0x44000300 0x0000002a 0x00000000 0x00000000
|
||||
GPP_C0 (0xD1,0x30) 0x44000600 0x0003c02b 0x00000000 0x00000000
|
||||
GPP_C1 (0xD1,0x32) 0x44000602 0x0003c02c 0x00000000 0x00000000
|
||||
GPP_C2 (0xD1,0x34) 0x44000600 0x0003c02d 0x00000000 0x00000000
|
||||
GPP_C3 (0xD1,0x36) 0x84000200 0x0003c02e 0x00000000 0x00000000
|
||||
GPP_C4 (0xD1,0x38) 0x84000200 0x0003c02f 0x00000000 0x00000000
|
||||
GPP_C5 (0xD1,0x3A) 0x44000702 0x0003f030 0x00000000 0x00000000
|
||||
GPP_C6 (0xD1,0x3C) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_C7 (0xD1,0x3E) 0x44000102 0x00000032 0x00000800 0x00000000
|
||||
GPP_C8 (0xD1,0x40) 0x44000702 0x0003c033 0x00000000 0x00000000
|
||||
GPP_C9 (0xD1,0x42) 0x44000702 0x0003c034 0x00000000 0x00000000
|
||||
GPP_C10 (0xD1,0x44) 0x84000200 0x00000035 0x00000000 0x00000000
|
||||
GPP_C11 (0xD1,0x46) 0x04000702 0x0003c036 0x00000000 0x00000000
|
||||
GPP_C12 (0xD1,0x48) 0x04000702 0x0003c037 0x00000000 0x00000000
|
||||
GPP_C13 (0xD1,0x4A) 0x44000003 0x00000038 0x00000000 0x00000000
|
||||
GPP_C14 (0xD1,0x4C) 0x44000702 0x00000039 0x00000000 0x00000000
|
||||
GPP_C15 (0xD1,0x4E) 0x44000702 0x0000003a 0x00000000 0x00000000
|
||||
GPP_C16 (0xD1,0x50) 0x44000702 0x0000003b 0x00000000 0x00000000
|
||||
GPP_C17 (0xD1,0x52) 0x44000300 0x0000003c 0x00000000 0x00000000
|
||||
GPP_C18 (0xD1,0x54) 0x44000300 0x0000003d 0x00000000 0x00000000
|
||||
GPP_C19 (0xD1,0x56) 0x44000300 0x0000003e 0x00000000 0x00000000
|
||||
GPP_C20 (0xD1,0x58) 0x84000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_C21 (0xD1,0x5A) 0x44000700 0x00024040 0x00000000 0x00000000
|
||||
GPP_C22 (0xD1,0x5C) 0x44000700 0x00024041 0x00000000 0x00000000
|
||||
GPP_C23 (0xD1,0x5E) 0x84000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_A0 (0xD2,0x00) 0x44000700 0x0003f048 0x00000000 0x00000000
|
||||
GPP_A1 (0xD2,0x02) 0x44000702 0x0003f049 0x00000000 0x00000000
|
||||
GPP_A2 (0xD2,0x04) 0x44000700 0x0003f04a 0x00000000 0x00000000
|
||||
GPP_A3 (0xD2,0x06) 0x44000700 0x0003f04b 0x00000000 0x00000000
|
||||
GPP_A4 (0xD2,0x08) 0x44000700 0x0003f04c 0x00000000 0x00000000
|
||||
GPP_A5 (0xD2,0x0A) 0x44000700 0x0003f04d 0x00000000 0x00000000
|
||||
GPP_A6 (0xD2,0x0C) 0x44000700 0x0003c04e 0x00000000 0x00000000
|
||||
GPP_A7 (0xD2,0x0E) 0x44000300 0x0000004f 0x00000000 0x00000000
|
||||
GPP_A8 (0xD2,0x10) 0x44000300 0x00000050 0x00000000 0x00000000
|
||||
GPP_A9 (0xD2,0x12) 0x44000300 0x00000051 0x00000000 0x00000000
|
||||
GPP_A10 (0xD2,0x14) 0x44000300 0x00000052 0x00000000 0x00000000
|
||||
GPP_A11 (0xD2,0x16) 0x84000200 0x00000053 0x00000000 0x00000000
|
||||
GPP_A12 (0xD2,0x18) 0x44000300 0x00000054 0x00000000 0x00000000
|
||||
GPP_A13 (0xD2,0x1A) 0x84000201 0x00003055 0x00000000 0x00000000
|
||||
GPP_A14 (0xD2,0x1C) 0x84000200 0x00003056 0x00000000 0x00000000
|
||||
GPP_A15 (0xD2,0x1E) 0x84000200 0x00003057 0x00000000 0x00000000
|
||||
GPP_A16 (0xD2,0x20) 0x44000702 0x0003f058 0x00000000 0x00000000
|
||||
GPP_A17 (0xD2,0x22) 0x40100102 0x00000059 0x00000000 0x00000000
|
||||
GPP_A18 (0xD2,0x24) 0x84000200 0x0000305a 0x00000000 0x00000000
|
||||
GPP_A19 (0xD2,0x26) 0x44000200 0x0000305b 0x00000000 0x00000000
|
||||
GPP_A20 (0xD2,0x28) 0x44000200 0x00003c5c 0x00000000 0x00000000
|
||||
GPP_A21 (0xD2,0x2A) 0x44000702 0x0003fc5d 0x00000000 0x00000000
|
||||
GPP_E0 (0xD2,0x32) 0x84000200 0x00000060 0x00000000 0x00000000
|
||||
GPP_E1 (0xD2,0x34) 0x40100102 0x00001061 0x00000000 0x00000000
|
||||
GPP_E2 (0xD2,0x36) 0x44000100 0x00000062 0x00000000 0x00000000
|
||||
GPP_E3 (0xD2,0x38) 0x44000300 0x00000063 0x00000000 0x00000000
|
||||
GPP_E4 (0xD2,0x3A) 0x84000200 0x00000064 0x00000000 0x00000000
|
||||
GPP_E5 (0xD2,0x3C) 0x84000200 0x00000065 0x00000000 0x00000000
|
||||
GPP_E6 (0xD2,0x3E) 0x44000102 0x00000066 0x00000800 0x00000000
|
||||
GPP_E7 (0xD2,0x40) 0x84000200 0x00000067 0x00000000 0x00000000
|
||||
GPP_E8 (0xD2,0x42) 0x84000200 0x00000068 0x00000000 0x00000000
|
||||
GPP_E9 (0xD2,0x44) 0x44000102 0x00000069 0x00000800 0x00000000
|
||||
GPP_E10 (0xD2,0x46) 0x84000200 0x0000006a 0x00000000 0x00000000
|
||||
GPP_E11 (0xD2,0x48) 0x44000100 0x0000006b 0x00000000 0x00000000
|
||||
GPP_E12 (0xD2,0x4A) 0x84002200 0x0000006c 0x00000000 0x00000000
|
||||
GPP_E13 (0xD2,0x4C) 0x44002100 0x0000006d 0x00000000 0x00000000
|
||||
GPP_E14 (0xD2,0x4E) 0x44000700 0x0002406e 0x00000000 0x00000000
|
||||
GPP_E15 (0xD2,0x50) 0x84000200 0x0000006f 0x00000000 0x00000000
|
||||
GPP_E16 (0xD2,0x52) 0x44000b02 0x0003c070 0x00000000 0x00000000
|
||||
GPP_E17 (0xD2,0x54) 0x84000200 0x00000071 0x00000000 0x00000000
|
||||
GPP_E18 (0xD2,0x56) 0x44000300 0x00000072 0x00000000 0x00000000
|
||||
GPP_E19 (0xD2,0x58) 0x44000300 0x00000073 0x00000000 0x00000000
|
||||
GPP_E20 (0xD2,0x5A) 0x44000300 0x00000074 0x00000000 0x00000000
|
||||
GPP_E21 (0xD2,0x5C) 0x44000300 0x00000075 0x00000000 0x00000000
|
||||
GPP_E22 (0xD2,0x5E) 0x84000200 0x00001076 0x00000000 0x00000000
|
||||
GPP_H0 (0xD3,0x00) 0x84000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_H1 (0xD3,0x02) 0x84000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_H2 (0xD3,0x04) 0x84000201 0x0000001a 0x00000000 0x00000000
|
||||
GPP_H3 (0xD3,0x06) 0x44000300 0x0000001b 0x00000000 0x00000000
|
||||
GPP_H4 (0xD3,0x08) 0x44000300 0x0000001c 0x00000000 0x00000000
|
||||
GPP_H5 (0xD3,0x0A) 0x44000300 0x0000001d 0x00000000 0x00000000
|
||||
GPP_H6 (0xD3,0x0C) 0x44000300 0x0000001e 0x00000000 0x00000000
|
||||
GPP_H7 (0xD3,0x0E) 0x44000300 0x0000001f 0x00000000 0x00000000
|
||||
GPP_H8 (0xD3,0x10) 0x44000300 0x00000020 0x00000000 0x00000000
|
||||
GPP_H9 (0xD3,0x12) 0x44000300 0x00000021 0x00000000 0x00000000
|
||||
GPP_H10 (0xD3,0x14) 0x84000200 0x00000022 0x00000000 0x00000000
|
||||
GPP_H11 (0xD3,0x16) 0x84000200 0x00000023 0x00000000 0x00000000
|
||||
GPP_H12 (0xD3,0x18) 0x44000300 0x00000024 0x00000000 0x00000000
|
||||
GPP_H13 (0xD3,0x1A) 0x44000700 0x0003c025 0x00000000 0x00000000
|
||||
GPP_H14 (0xD3,0x1C) 0x84000200 0x00000026 0x00000000 0x00000000
|
||||
GPP_H15 (0xD3,0x1E) 0x84000200 0x00000027 0x00000000 0x00000000
|
||||
GPP_H16 (0xD3,0x20) 0x84000200 0x00000028 0x00000000 0x00000000
|
||||
GPP_H17 (0xD3,0x22) 0x84000200 0x00000029 0x00000000 0x00000000
|
||||
GPP_H18 (0xD3,0x24) 0x44000300 0x0000002a 0x00000000 0x00000000
|
||||
GPP_H19 (0xD3,0x26) 0x44000702 0x0000002b 0x00000000 0x00000000
|
||||
GPP_H20 (0xD3,0x28) 0x44000702 0x0000002c 0x00000000 0x00000000
|
||||
GPP_H21 (0xD3,0x2A) 0x44000702 0x0000002d 0x00000000 0x00000000
|
||||
GPP_H22 (0xD3,0x2C) 0x44000602 0x0000002e 0x00000000 0x00000000
|
||||
GPP_F0 (0xD3,0x34) 0x44000700 0x0003c030 0x00000000 0x00000000
|
||||
GPP_F1 (0xD3,0x36) 0x44000702 0x0003f031 0x00000000 0x00000000
|
||||
GPP_F2 (0xD3,0x38) 0x44000700 0x0003c032 0x00000000 0x00000000
|
||||
GPP_F3 (0xD3,0x3A) 0x44000702 0x0003f033 0x00000000 0x00000000
|
||||
GPP_F4 (0xD3,0x3C) 0x44000700 0x0003c034 0x00000000 0x00000000
|
||||
GPP_F5 (0xD3,0x3E) 0x44000f00 0x0003c035 0x00000000 0x00000000
|
||||
GPP_F6 (0xD3,0x40) 0x44000500 0x0003c036 0x00000000 0x00000000
|
||||
GPP_F7 (0xD3,0x42) 0x44000700 0x0003d037 0x00000000 0x00000000
|
||||
GPP_F8 (0xD3,0x44) 0x44000700 0x0003d038 0x00000000 0x00000000
|
||||
GPP_F9 (0xD3,0x46) 0x44000102 0x00000039 0x00000000 0x00000000
|
||||
GPP_F10 (0xD3,0x48) 0x44000300 0x0000003a 0x00000000 0x00000000
|
||||
GPP_F11 (0xD3,0x4A) 0x84000200 0x0000003b 0x00000000 0x00000000
|
||||
GPP_F12 (0xD3,0x4C) 0x44002302 0x0000003c 0x00000000 0x00000000
|
||||
GPP_F13 (0xD3,0x4E) 0x44002302 0x0000003d 0x00000000 0x00000000
|
||||
GPP_F14 (0xD3,0x50) 0x84000200 0x0000003e 0x00000000 0x00000000
|
||||
GPP_F15 (0xD3,0x52) 0x84000200 0x0000003f 0x00000000 0x00000000
|
||||
GPP_F16 (0xD3,0x54) 0x84000200 0x00000040 0x00000000 0x00000000
|
||||
GPP_F17 (0xD3,0x56) 0x84000200 0x00000041 0x00000000 0x00000000
|
||||
GPP_F18 (0xD3,0x58) 0x44000200 0x00000042 0x00000000 0x00000000
|
||||
GPP_F19 (0xD3,0x5A) 0x84000200 0x00000043 0x00000000 0x00000000
|
||||
GPP_F20 (0xD3,0x5C) 0x84000200 0x00000044 0x00000000 0x00000000
|
||||
GPP_F21 (0xD3,0x5E) 0x84000200 0x00000045 0x00000800 0x00000000
|
||||
GPP_F22 (0xD3,0x60) 0x84000200 0x00000046 0x00000000 0x00000000
|
||||
GPP_F23 (0xD3,0x62) 0x84000200 0x00000047 0x00000000 0x00000000
|
||||
GPP_S0 (0xD4,0x00) 0x84000200 0x01800050 0x00000000 0x00000000
|
||||
GPP_S1 (0xD4,0x02) 0x84000200 0x01800051 0x00000000 0x00000000
|
||||
GPP_S2 (0xD4,0x04) 0x84000200 0x01800052 0x00000000 0x00000000
|
||||
GPP_S3 (0xD4,0x06) 0x84000200 0x01800053 0x00000000 0x00000000
|
||||
GPP_S4 (0xD4,0x08) 0x84000200 0x01800054 0x00000000 0x00000000
|
||||
GPP_S5 (0xD4,0x0A) 0x84000200 0x01800055 0x00000000 0x00000000
|
||||
GPP_S6 (0xD4,0x0C) 0x44000f00 0x01800056 0x00000000 0x00000000
|
||||
GPP_S7 (0xD4,0x0E) 0x44000f00 0x01800057 0x00000000 0x00000000
|
||||
GPP_B0 (0xD5,0x00) 0x40100100 0x00000058 0x00000000 0x00000000
|
||||
GPP_B1 (0xD5,0x02) 0x84000200 0x00000059 0x00000000 0x00000000
|
||||
GPP_B2 (0xD5,0x04) 0x84000200 0x0000005a 0x00000000 0x00000000
|
||||
GPP_B3 (0xD5,0x06) 0x84000200 0x0000005b 0x00000000 0x00000000
|
||||
GPP_B4 (0xD5,0x08) 0x84000200 0x0000005c 0x00000000 0x00000000
|
||||
GPP_B5 (0xD5,0x0A) 0x84000201 0x0000005d 0x00000000 0x00000000
|
||||
GPP_B6 (0xD5,0x0C) 0x44000200 0x0000005e 0x00000000 0x00000000
|
||||
GPP_B7 (0xD5,0x0E) 0x44000003 0x0000005f 0x00000000 0x00000000
|
||||
GPP_B8 (0xD5,0x10) 0x44000003 0x00000060 0x00000000 0x00000000
|
||||
GPP_B9 (0xD5,0x12) 0x44000102 0x00000061 0x00000000 0x00000000
|
||||
GPP_B10 (0xD5,0x14) 0x44000102 0x00000062 0x00000000 0x00000000
|
||||
GPP_B11 (0xD5,0x16) 0x44000b02 0x00024063 0x00000000 0x00000000
|
||||
GPP_B12 (0xD5,0x18) 0x44000700 0x0003c064 0x00000000 0x00000000
|
||||
GPP_B13 (0xD5,0x1A) 0x84000700 0x0003c065 0x00000000 0x00000000
|
||||
GPP_B14 (0xD5,0x1C) 0x84000200 0x00000066 0x00000000 0x00000000
|
||||
GPP_B15 (0xD5,0x1E) 0x44000102 0x00000067 0x00000000 0x00000000
|
||||
GPP_B16 (0xD5,0x20) 0x44000102 0x00000068 0x00000000 0x00000000
|
||||
GPP_B17 (0xD5,0x22) 0x84000201 0x00000069 0x00000000 0x00000000
|
||||
GPP_B18 (0xD5,0x24) 0x84000201 0x0000006a 0x00000000 0x00000000
|
||||
GPP_B19 (0xD5,0x26) 0x84000201 0x0000006b 0x00000000 0x00000000
|
||||
GPP_B20 (0xD5,0x28) 0x84000201 0x0000006c 0x00000000 0x00000000
|
||||
GPP_B21 (0xD5,0x2A) 0x84000200 0x0000006d 0x00000000 0x00000000
|
||||
GPP_B22 (0xD5,0x2C) 0x44000100 0x0000006e 0x00000000 0x00000000
|
||||
GPP_B23 (0xD5,0x2E) 0x44000003 0x0000006f 0x00000000 0x00000000
|
||||
GPP_D0 (0xD5,0x32) 0x84000201 0x00000070 0x00000000 0x00000000
|
||||
GPP_D1 (0xD5,0x34) 0x84000201 0x00000071 0x00000000 0x00000000
|
||||
GPP_D2 (0xD5,0x36) 0x84000201 0x00000072 0x00000000 0x00000000
|
||||
GPP_D3 (0xD5,0x38) 0x44000300 0x00000073 0x00000000 0x00000000
|
||||
GPP_D4 (0xD5,0x3A) 0x84000200 0x00000074 0x00000000 0x00000000
|
||||
GPP_D5 (0xD5,0x3C) 0x84000201 0x00000075 0x00000000 0x00000000
|
||||
GPP_D6 (0xD5,0x3E) 0x84000200 0x00000076 0x00000000 0x00000000
|
||||
GPP_D7 (0xD5,0x40) 0x84000200 0x00000077 0x00000000 0x00000000
|
||||
GPP_D8 (0xD5,0x42) 0x84000200 0x00000018 0x00000000 0x00000000
|
||||
GPP_D9 (0xD5,0x44) 0x84000200 0x00000019 0x00000000 0x00000000
|
||||
GPP_D10 (0xD5,0x46) 0x44000600 0x0003c01a 0x00000000 0x00000000
|
||||
GPP_D11 (0xD5,0x48) 0x44000700 0x0003fc1b 0x00000000 0x00000000
|
||||
GPP_D12 (0xD5,0x4A) 0x44000600 0x0003fc1c 0x00000000 0x00000000
|
||||
GPP_D13 (0xD5,0x4C) 0x44000700 0x0003fc1d 0x00000000 0x00000000
|
||||
GPP_D14 (0xD5,0x4E) 0x84000200 0x0000001e 0x00000000 0x00000000
|
||||
GPP_D15 (0xD5,0x50) 0x84000200 0x0000001f 0x00000000 0x00000000
|
||||
GPP_D16 (0xD5,0x52) 0x44000200 0x00000020 0x00000000 0x00000000
|
||||
GPP_D17 (0xD5,0x54) 0x44000700 0x0003c021 0x00000000 0x00000000
|
||||
GPP_D18 (0xD5,0x56) 0x44000300 0x00000022 0x00000000 0x00000000
|
||||
GPP_D19 (0xD5,0x58) 0x44000700 0x00000023 0x00000000 0x00000000
|
||||
GPP_D20 (0xD5,0x5A) 0x44000702 0x00000024 0x00000000 0x00000000
|
||||
GPP_D21 (0xD5,0x5C) 0x44000700 0x0003c025 0x00000000 0x00000000
|
||||
GPP_D22 (0xD5,0x5E) 0x44000700 0x0003fc26 0x00000000 0x00000000
|
||||
GPP_D23 (0xD5,0x60) 0x44000702 0x0003fc27 0x00000000 0x00000000
|
||||
## HDAUDIO ##
|
||||
hdaudioC0D0
|
||||
vendor_name: Realtek
|
||||
chip_name: ALC245
|
||||
vendor_id: 0x10ec0245
|
||||
subsystem_id: 0x15582624
|
||||
revision_id: 0x100001
|
||||
0x12: 0x90a60130
|
||||
0x13: 0x40000000
|
||||
0x14: 0x411111f0
|
||||
0x17: 0x90170110
|
||||
0x18: 0x411111f0
|
||||
0x19: 0x411111f0
|
||||
0x1a: 0x411111f0
|
||||
0x1b: 0x411111f0
|
||||
0x1d: 0x40689b2d
|
||||
0x1e: 0x411111f0
|
||||
0x21: 0x04211020
|
||||
hdaudioC0D2
|
||||
vendor_name: Intel
|
||||
chip_name: Meteor Lake HDMI
|
||||
vendor_id: 0x8086281d
|
||||
subsystem_id: 0x80860101
|
||||
revision_id: 0x100000
|
||||
0x04: 0x18560010
|
||||
0x06: 0x18560010
|
||||
0x08: 0x18560010
|
||||
0x0a: 0x18560010
|
||||
0x0b: 0x18560010
|
||||
0x0c: 0x18560010
|
||||
0x0d: 0x18560010
|
||||
0x0e: 0x18560010
|
||||
0x0f: 0x18560010
|
22
models/lemp13-b/coreboot.config
Normal file
22
models/lemp13-b/coreboot.config
Normal file
@ -0,0 +1,22 @@
|
||||
CONFIG_VENDOR_SYSTEM76=y
|
||||
CONFIG_BOARD_SYSTEM76_LEMP13_B=y
|
||||
CONFIG_CCACHE=y
|
||||
CONFIG_CONSOLE_SERIAL=n
|
||||
CONFIG_ADD_FSP_BINARIES=y
|
||||
CONFIG_FSP_FULL_FD=y
|
||||
CONFIG_FSP_FD_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Fsp.fd"
|
||||
CONFIG_FSP_HEADER_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/MeteorLakeFspBinPkg/Include"
|
||||
CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS=y
|
||||
CONFIG_CPU_UCODE_BINARIES="$(FIRMWARE_OPEN_MODEL_DIR)/microcode.rom"
|
||||
CONFIG_HAVE_IFD_BIN=y
|
||||
CONFIG_HAVE_ME_BIN=y
|
||||
CONFIG_IFD_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/fd.rom"
|
||||
CONFIG_ME_BIN_PATH="$(FIRMWARE_OPEN_MODEL_DIR)/me.rom"
|
||||
CONFIG_PAYLOAD_ELF=y
|
||||
CONFIG_PAYLOAD_FILE="$(FIRMWARE_OPEN_UEFIPAYLOAD)"
|
||||
CONFIG_POST_IO=n
|
||||
CONFIG_SMMSTORE=y
|
||||
CONFIG_SMMSTORE_V2=y
|
||||
CONFIG_USE_OPTION_TABLE=y
|
||||
CONFIG_VALIDATE_INTEL_DESCRIPTOR=y
|
||||
#CONFIG_CONSOLE_SYSTEM76_EC=y
|
1
models/lemp13-b/ec.config
Normal file
1
models/lemp13-b/ec.config
Normal file
@ -0,0 +1 @@
|
||||
BOARD=system76/lemp13-b
|
89
models/lemp13-b/ecspy.txt
Normal file
89
models/lemp13-b/ecspy.txt
Normal file
@ -0,0 +1,89 @@
|
||||
id 5570 rev 7
|
||||
A0: data 0 mirror 0 pot 0 control 82
|
||||
A1: data 1 mirror 1 pot 0 control 80
|
||||
A2: data 0 mirror 0 pot 0 control 00
|
||||
A3: data 1 mirror 1 pot 0 control 40
|
||||
A4: data 1 mirror 1 pot 0 control 44
|
||||
A5: data 0 mirror 0 pot 0 control 00
|
||||
A6: data 0 mirror 0 pot 0 control 00
|
||||
A7: data 0 mirror 0 pot 0 control 80
|
||||
B0: data 0 mirror 0 pot 0 control 84
|
||||
B1: data 1 mirror 1 pot 0 control 84
|
||||
B2: data 1 mirror 1 pot 0 control 80
|
||||
B3: data 1 mirror 1 pot 0 control 80
|
||||
B4: data 1 mirror 1 pot 0 control 40
|
||||
B5: data 1 mirror 1 pot 0 control 80
|
||||
B6: data 1 mirror 1 pot 0 control 44
|
||||
B7: data 1 mirror 1 pot 0 control 80
|
||||
C0: data 1 mirror 1 pot 0 control 80
|
||||
C1: data 0 mirror 0 pot 0 control 04
|
||||
C2: data 1 mirror 0 pot 0 control 04
|
||||
C3: data 0 mirror 0 pot 0 control 04
|
||||
C4: data 0 mirror 0 pot 0 control 84
|
||||
C5: data 0 mirror 0 pot 0 control 04
|
||||
C6: data 1 mirror 1 pot 0 control 80
|
||||
C7: data 1 mirror 1 pot 0 control 44
|
||||
D0: data 1 mirror 1 pot 0 control 40
|
||||
D1: data 1 mirror 1 pot 0 control 44
|
||||
D2: data 1 mirror 1 pot 0 control 00
|
||||
D3: data 1 mirror 1 pot 0 control 80
|
||||
D4: data 1 mirror 1 pot 0 control 40
|
||||
D5: data 1 mirror 1 pot 0 control 40
|
||||
D6: data 0 mirror 0 pot 0 control 02
|
||||
D7: data 0 mirror 0 pot 0 control 80
|
||||
E0: data 1 mirror 1 pot 0 control 04
|
||||
E1: data 1 mirror 1 pot 0 control 80
|
||||
E2: data 1 mirror 1 pot 0 control 80
|
||||
E3: data 1 mirror 1 pot 0 control 40
|
||||
E4: data 1 mirror 1 pot 0 control 40
|
||||
E5: data 1 mirror 1 pot 0 control 40
|
||||
E6: data 1 mirror 1 pot 0 control 80
|
||||
E7: data 1 mirror 1 pot 0 control 04
|
||||
F0: data 0 mirror 0 pot 0 control 44
|
||||
F1: data 1 mirror 1 pot 0 control 40
|
||||
F2: data 1 mirror 1 pot 0 control 44
|
||||
F3: data 1 mirror 1 pot 0 control 44
|
||||
F4: data 1 mirror 1 pot 0 control 04
|
||||
F5: data 1 mirror 1 pot 0 control 04
|
||||
F6: data 0 mirror 0 pot 0 control 00
|
||||
F7: data 1 mirror 1 pot 0 control 80
|
||||
G0: data 0 mirror 0 pot 0 control 80
|
||||
G1: data 1 mirror 1 pot 0 control 80
|
||||
G2: data 1 mirror 1 pot 0 control 80
|
||||
G3: data 0 mirror 0 pot 0 control 00
|
||||
G4: data 0 mirror 0 pot 0 control 00
|
||||
G5: data 0 mirror 0 pot 0 control 00
|
||||
G6: data 0 mirror 0 pot 0 control 40
|
||||
G7: data 0 mirror 0 pot 0 control 00
|
||||
H0: data 1 mirror 1 pot 0 control 80
|
||||
H1: data 1 mirror 1 pot 0 control 80
|
||||
H2: data 0 mirror 0 pot 0 control 44
|
||||
H3: data 1 mirror 1 pot 0 control 44
|
||||
H4: data 1 mirror 1 pot 0 control 44
|
||||
H5: data 0 mirror 0 pot 0 control 80
|
||||
H6: data 1 mirror 1 pot 0 control 80
|
||||
H7: data 1 mirror 1 pot 0 control 80
|
||||
I0: data 0 mirror 0 pot 0 control 00
|
||||
I1: data 0 mirror 0 pot 0 control 00
|
||||
I2: data 1 mirror 1 pot 0 control 84
|
||||
I3: data 0 mirror 0 pot 0 control 00
|
||||
I4: data 0 mirror 0 pot 0 control 00
|
||||
I5: data 1 mirror 1 pot 0 control 80
|
||||
I6: data 0 mirror 0 pot 0 control 00
|
||||
I7: data 0 mirror 0 pot 0 control 00
|
||||
J0: data 1 mirror 1 pot 0 control 80
|
||||
J1: data 1 mirror 1 pot 0 control 40
|
||||
J2: data 0 mirror 0 pot 0 control 00
|
||||
J3: data 1 mirror 1 pot 0 control 80
|
||||
J4: data 1 mirror 1 pot 0 control 40
|
||||
J5: data 1 mirror 1 pot 0 control 80
|
||||
J6: data 0 mirror 0 pot 0 control 44
|
||||
J7: data 0 mirror 0 pot 0 control 84
|
||||
M0: data 0 mirror 1 control 06
|
||||
M1: data 0 mirror 1 control 06
|
||||
M2: data 0 mirror 1 control 06
|
||||
M3: data 0 mirror 1 control 06
|
||||
M4: data 0 mirror 1 control 06
|
||||
M5: data 0 mirror 0 control 00
|
||||
M6: data 1 mirror 1 control 86
|
||||
M7: data 0 mirror 0 control 00
|
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue
Block a user