Fix sleepstates ACPI include
This commit is contained in:
@@ -43,7 +43,7 @@ DefinitionBlock(
|
|||||||
}
|
}
|
||||||
|
|
||||||
// Chipset specific sleep states
|
// Chipset specific sleep states
|
||||||
#include <soc/intel/cannonlake/acpi/sleepstates.asl>
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
||||||
|
|
||||||
Scope (\_SB.PCI0.LPCB) {
|
Scope (\_SB.PCI0.LPCB) {
|
||||||
// PS/2 bus
|
// PS/2 bus
|
||||||
|
@@ -43,7 +43,7 @@ DefinitionBlock(
|
|||||||
}
|
}
|
||||||
|
|
||||||
// Chipset specific sleep states
|
// Chipset specific sleep states
|
||||||
#include <soc/intel/cannonlake/acpi/sleepstates.asl>
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
||||||
|
|
||||||
Scope (\_SB.PCI0.LPCB) {
|
Scope (\_SB.PCI0.LPCB) {
|
||||||
// PS/2 bus
|
// PS/2 bus
|
||||||
|
@@ -41,7 +41,7 @@ DefinitionBlock(
|
|||||||
}
|
}
|
||||||
|
|
||||||
// Chipset specific sleep states
|
// Chipset specific sleep states
|
||||||
#include <soc/intel/cannonlake/acpi/sleepstates.asl>
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
||||||
|
|
||||||
Scope (\_SB.PCI0.LPCB)
|
Scope (\_SB.PCI0.LPCB)
|
||||||
{
|
{
|
||||||
|
@@ -43,7 +43,7 @@ DefinitionBlock(
|
|||||||
}
|
}
|
||||||
|
|
||||||
// Chipset specific sleep states
|
// Chipset specific sleep states
|
||||||
#include <soc/intel/cannonlake/acpi/sleepstates.asl>
|
#include <southbridge/intel/common/acpi/sleepstates.asl>
|
||||||
|
|
||||||
Scope (\_SB.PCI0.LPCB) {
|
Scope (\_SB.PCI0.LPCB) {
|
||||||
// PS/2 bus
|
// PS/2 bus
|
||||||
|
Reference in New Issue
Block a user