sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

device/pci_ids: Add new Intel PTL device IDs for CSE0

Browse Source 
This patch adds new CSE0 PCI device IDs for Intel PTL-U
and PTL-H.

Additionally, updates the CSE0 driver's `pci_device_ids` list to
include these new IDs.

Finally, dropped unused CSE1-3 PCI IDs.

Source: Intel PTL-EDS vol 1. Document Number 815002, Rev 0.51 Chapter 2

BUG=b:347669091
TEST=Able to build google/fatcat.

Change-Id: I5656aeb8c5439c8361aeb3a3d759df1216d84f8b
Signed-off-by: Subrata Banik <subratabanik@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83517
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Eric Lai <ericllai@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Subrata Banik
2024-07-17 11:43:26 +00:00
parent f79e0893cd
commit c54d186717
2 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/include/device/pci_ids.h
View File

@@ -4679,10 +4679,8 @@
#define PCI_DID_INTEL_RPP_S_CSE3 0x7a6d
#define PCI_DID_INTEL_MTL_CSE0 0x7e70
#define PCI_DID_INTEL_LNL_CSE0 0xa870
#define PCI_DID_INTEL_PTL_CSE0 0xe470
#define PCI_DID_INTEL_PTL_CSE1 0xe471
#define PCI_DID_INTEL_PTL_CSE2 0xe474
#define PCI_DID_INTEL_PTL_CSE3 0xe475
#define PCI_DID_INTEL_PTL_H_CSE0 0xe470
#define PCI_DID_INTEL_PTL_U_H_CSE0 0xe370
/* Intel XDCI device Ids */
#define PCI_DID_INTEL_APL_XDCI 0x5aaa

3
src/soc/intel/common/block/cse/cse.c
View File

@@ -1479,7 +1479,8 @@ struct device_operations cse_ops = {
};
static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_PTL_CSE0,
PCI_DID_INTEL_PTL_H_CSE0,
PCI_DID_INTEL_PTL_U_H_CSE0,
PCI_DID_INTEL_LNL_CSE0,
PCI_DID_INTEL_MTL_CSE0,
PCI_DID_INTEL_APL_CSE0,