coreboot: Fix OZ711LV2 LTR for galp5 3050 variant
Fix programming the LTR so that CPU can reach C-states deeper than C2. Signed-off-by: Tim Crawford <tcrawford@system76.com>
This commit is contained in:
committed by
Tim Crawford
parent
c1dafbbfad
commit
5d997d1c41
@@ -9,6 +9,7 @@ features apply to your model and firmware version, see the
|
|||||||
## unreleased
|
## unreleased
|
||||||
|
|
||||||
- tgl-u: Fixed potential EC lock up during opportunistic suspend
|
- tgl-u: Fixed potential EC lock up during opportunistic suspend
|
||||||
|
- galp5: Fixed CPU not going lower than C2 due to card reader LTR
|
||||||
|
|
||||||
## 2023-09-19
|
## 2023-09-19
|
||||||
|
|
||||||
|
2
coreboot
2
coreboot
Submodule coreboot updated: e86eb250cf...49d376482b
Reference in New Issue
Block a user